config root man

Current Path : /sys/amd64/compile/hs32/modules/usr/src/sys/modules/ata/atapci/chipsets/atacyrix/@/dev/ct/

FreeBSD hs32.drive.ne.jp 9.1-RELEASE FreeBSD 9.1-RELEASE #1: Wed Jan 14 12:18:08 JST 2015 root@hs32.drive.ne.jp:/sys/amd64/compile/hs32 amd64
Upload File :
Current File : //sys/amd64/compile/hs32/modules/usr/src/sys/modules/ata/atapci/chipsets/atacyrix/@/dev/ct/ctvar.h

/* $FreeBSD: release/9.1.0/sys/dev/ct/ctvar.h 139749 2005-01-06 01:43:34Z imp $ */
/*	$NecBSD: ctvar.h,v 1.4.14.3 2001/06/20 06:13:34 honda Exp $	*/
/*	$NetBSD$	*/

/*-
 * [NetBSD for NEC PC-98 series]
 *  Copyright (c) 1995, 1996, 1997, 1998, 1999, 2000, 2001
 *	NetBSD/pc98 porting staff. All rights reserved.
 *  Copyright (c) 1995, 1996, 1997, 1998, 1999, 2000, 2001
 *	Naofumi HONDA. All rights reserved.
 * 
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *  1. Redistributions of source code must retain the above copyright
 *     notice, this list of conditions and the following disclaimer.
 *  2. Redistributions in binary form must reproduce the above copyright
 *     notice, this list of conditions and the following disclaimer in the
 *     documentation and/or other materials provided with the distribution.
 *  3. The name of the author may not be used to endorse or promote products
 *     derived from this software without specific prior written permission.
 * 
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef	_CTVAR_H_
#define	_CTVAR_H_
/*
 * ctvar.h
 * Generic wd33c93 chip driver's definitions
 */

/*****************************************************************
 * Host adapter structure
 *****************************************************************/
struct ct_bus_access_handle {
	bus_space_tag_t ch_iot;			/* core chip ctrl port tag */
	bus_space_tag_t ch_delayt;		/* delay port tag */
	bus_space_tag_t ch_datat;		/* data port tag (pio) */
	bus_space_tag_t ch_memt;		/* data port tag (shm) */

	bus_space_handle_t ch_ioh;
	bus_space_handle_t ch_delaybah;
	bus_space_handle_t ch_datah;
	bus_space_handle_t ch_memh;

	void (*ch_bus_weight)(struct ct_bus_access_handle *);

#ifdef	CT_USE_RELOCATE_OFFSET
	bus_addr_t ch_offset[4];
#endif	/* CT_USE_RELOCATE_OFFSET */
};

struct ct_softc {
	struct scsi_low_softc sc_sclow;		/* generic data */

	struct ct_bus_access_handle sc_ch;	/* bus access handle */

#ifdef	__NetBSD__
	bus_dma_tag_t sc_dmat;			/* data DMA tag */

	void *sc_ih;
#endif	/* __NetBSD__ */

#ifdef	__FreeBSD__
	struct resource *port_res;
	struct resource *mem_res;
	struct resource *irq_res;
	struct resource *drq_res;

	bus_dma_tag_t sc_dmat;			/* data DMA tag */
	bus_dmamap_t sc_dmamapt;		/* data DMAMAP tag */

	void *sc_ih;
#endif	/* __FreeBSD__ */

	int sc_chiprev;			/* chip version */	
#define	CT_WD33C93			0x00000
#define	CT_WD33C93_A			0x10000
#define	CT_AM33C93_A			0x10001
#define	CT_WD33C93_B			0x20000
#define	CT_WD33C93_C			0x30000

	int sc_xmode;
#define	CT_XMODE_PIO			1
#define	CT_XMODE_DMA			2

	int sc_dma;			/* dma transfer start */
#define	CT_DMA_PIOSTART			1
#define	CT_DMA_DMASTART			2

	int sc_satgo;			/* combination cmd start */
#define	CT_SAT_GOING			1

	int sc_tmaxcnt;
	int sc_atten;			/* attention */
	u_int8_t sc_creg;		/* control register value */

	int sc_chipclk;			/* chipclk 0, 10, 15, 20 */
	struct ct_synch_data {
		u_int cs_period;
		u_int cs_syncr;
	} *sc_sdp;			/* synchronous data table pt */

	struct ct_synch_data sc_default_sdt[16];

	/*
	 * Machdep stuff.
	 */
	void *ct_hw;			/* point to bshw_softc etc ... */
	int (*ct_dma_xfer_start)(struct ct_softc *);
	int (*ct_pio_xfer_start)(struct ct_softc *);
	void (*ct_dma_xfer_stop)(struct ct_softc *);
	void (*ct_pio_xfer_stop)(struct ct_softc *);
	void (*ct_bus_reset)(struct ct_softc *);
	void (*ct_synch_setup)(struct ct_softc *, struct targ_info *);
};

/*****************************************************************
 * Lun information 
 *****************************************************************/
struct ct_targ_info {
	struct targ_info cti_ti;
	
	u_int8_t cti_syncreg;
};

/*****************************************************************
 * PROTO
 *****************************************************************/
int ctprobesubr(struct ct_bus_access_handle *, u_int, int, u_int, int *);
void ctattachsubr(struct ct_softc *);
int ctprint(void *, const char *);
int ctintr(void *);
#endif	/* !_CTVAR_H_ */

Man Man