| Current Path : /sys/amd64/compile/hs32/modules/usr/src/sys/modules/drm/radeon/@/mips/malta/ |
FreeBSD hs32.drive.ne.jp 9.1-RELEASE FreeBSD 9.1-RELEASE #1: Wed Jan 14 12:18:08 JST 2015 root@hs32.drive.ne.jp:/sys/amd64/compile/hs32 amd64 |
| Current File : //sys/amd64/compile/hs32/modules/usr/src/sys/modules/drm/radeon/@/mips/malta/gtreg.h |
/* $NetBSD: gtreg.h,v 1.2 2005/12/24 20:07:03 perry Exp $ */ /*- * Copyright (c) 1997, 1998, 2001 The NetBSD Foundation, Inc. * All rights reserved. * * This code is derived from software contributed to The NetBSD Foundation * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility, * NASA Ames Research Center. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE * POSSIBILITY OF SUCH DAMAGE. * * $FreeBSD: release/9.1.0/sys/mips/malta/gtreg.h 204646 2010-03-03 17:55:51Z joel $ */ #define GT_REGVAL(x) *((volatile u_int32_t *) \ (MIPS_PHYS_TO_KSEG1(MALTA_CORECTRL_BASE + (x)))) /* CPU Configuration Register Map */ #define GT_CPU_INT 0x000 #define GT_MULTIGT 0x120 /* CPU Address Decode Register Map */ /* CPU Error Report Register Map */ /* CPU Sync Barrier Register Map */ /* SDRAM and Device Address Decode Register Map */ /* SDRAM Configuration Register Map */ /* SDRAM Parameters Register Map */ /* ECC Register Map */ /* Device Parameters Register Map */ /* DMA Record Register Map */ /* DMA Arbiter Register Map */ /* Timer/Counter Register Map */ //#define GT_TC_0 0x850 //#define GT_TC_1 0x854 //#define GT_TC_2 0x858 //#define GT_TC_3 0x85c //#define GT_TC_CONTROL 0x864 /* PCI Internal Register Map */ #define GT_PCI0_CFG_ADDR 0xcf8 #define GT_PCI0_CFG_DATA 0xcfc #define GT_PCI0_INTR_ACK 0xc34 /* Interrupts Register Map */ #define GT_INTR_CAUSE 0xc18 #define GTIC_INTSUM 0x00000001 #define GTIC_MEMOUT 0x00000002 #define GTIC_DMAOUT 0x00000004 #define GTIC_CPUOUT 0x00000008 #define GTIC_DMA0COMP 0x00000010 #define GTIC_DMA1COMP 0x00000020 #define GTIC_DMA2COMP 0x00000040 #define GTIC_DMA3COMP 0x00000080 #define GTIC_T0EXP 0x00000100 #define GTIC_T1EXP 0x00000200 #define GTIC_T2EXP 0x00000400 #define GTIC_T3EXP 0x00000800 #define GTIC_MASRDERR0 0x00001000 #define GTIC_SLVWRERR0 0x00002000 #define GTIC_MASWRERR0 0x00004000 #define GTIC_SLVRDERR0 0x00008000 #define GTIC_ADDRERR0 0x00010000 #define GTIC_MEMERR 0x00020000 #define GTIC_MASABORT0 0x00040000 #define GTIC_TARABORT0 0x00080000 #define GTIC_RETRYCNT0 0x00100000 #define GTIC_PMCINT_0 0x00200000 #define GTIC_CPUINT 0x0c300000 #define GTIC_PCINT 0xc3000000 #define GTIC_CPUINTSUM 0x40000000 #define GTIC_PCIINTSUM 0x80000000 /* PCI Configuration Register Map */ //#define GT_PCICONFIGBASE 0 //#define GT_PCIDID BONITO(GT_PCICONFIGBASE + 0x00) //#define GT_PCICMD BONITO(GT_PCICONFIGBASE + 0x04) //#define GT_PCICLASS BONITO(GT_PCICONFIGBASE + 0x08) //#define GT_PCILTIMER BONITO(GT_PCICONFIGBASE + 0x0c) //#define GT_PCIBASE0 BONITO(GT_PCICONFIGBASE + 0x10) //#define GT_PCIBASE1 BONITO(GT_PCICONFIGBASE + 0x14) //#define GT_PCIBASE2 BONITO(GT_PCICONFIGBASE + 0x18) //#define GT_PCIEXPRBASE BONITO(GT_PCICONFIGBASE + 0x30) //#define GT_PCIINT BONITO(GT_PCICONFIGBASE + 0x3c) /* PCI Configuration, Function 1, Register Map */ /* I2O Support Register Map */