| Current Path : /sys/amd64/compile/hs32/modules/usr/src/sys/modules/iir/@/ia64/ia64/ |
FreeBSD hs32.drive.ne.jp 9.1-RELEASE FreeBSD 9.1-RELEASE #1: Wed Jan 14 12:18:08 JST 2015 root@hs32.drive.ne.jp:/sys/amd64/compile/hs32 amd64 |
| Current File : //sys/amd64/compile/hs32/modules/usr/src/sys/modules/iir/@/ia64/ia64/mp_locore.S |
/*-
* Copyright (c) 2011 Marcel Moolenaar
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $FreeBSD: release/9.1.0/sys/ia64/ia64/mp_locore.S 221271 2011-04-30 20:49:00Z marcel $
*/
#include <machine/asm.h>
#include <machine/ia64_cpu.h>
#include <machine/pte.h>
#include <assym.s>
/*
* AP wake-up entry point. The handoff state is similar as for the BSP,
* as described on page 3-9 of the IPF SAL Specification. The difference
* lies in the contents of register b0. For APs this register holds the
* return address into the SAL rendezvous routine.
*
* Note that we're responsible for clearing the IRR bit by reading cr.ivr
* and issuing the EOI to the local SAPIC.
*/
.align 32
ENTRY_NOPROFILE(os_boot_rendez,0)
{ .mmi
st8 [gp] = gp // trace = 0x00
mov r8 = cr.ivr // clear IRR bit
add r2 = 8, gp
;;
}
{ .mmi
srlz.d
mov cr.eoi = r0 // ACK the wake-up
add r3 = 16, gp
;;
}
{ .mmi
srlz.d
rsm IA64_PSR_IC | IA64_PSR_I
mov r16 = (IA64_PBVM_RR << 8) | (IA64_PBVM_PAGE_SHIFT << 2)
;;
}
{ .mmi
srlz.d
st8 [gp] = r2 // trace = 0x08
dep.z r17 = IA64_PBVM_RR, 61, 3
;;
}
{ .mlx
mov rr[r17] = r16
movl r18 = IA64_PBVM_PGTBL
;;
}
{ .mmi
srlz.i
;;
st8 [gp] = r3 // trace = 0x10
nop 0
;;
}
{ .mmi
ld8 r16 = [r2], 16 // as_pgtbl_pte
ld8 r17 = [r3], 16 // as_pgtbl_itir
nop 0
;;
}
{ .mmi
mov cr.itir = r17
mov cr.ifa = r18
nop 0
;;
}
{ .mmi
srlz.d
ptr.d r18, r17
nop 0
;;
}
{ .mmi
srlz.d
st8 [gp] = r2 // trace = 0x18
mov r8 = r0
;;
}
{ .mmi
itr.d dtr[r8] = r16
;;
srlz.d
mov r9 = r0
;;
}
{ .mmi
ld8 r16 = [r2], 16 // as_text_va
st8 [gp] = r3 // trace = 0x20
add r8 = 1, r8
;;
}
{ .mmi
ld8 r17 = [r3], 16 // as_text_pte
ld8 r18 = [r2], 16 // as_text_itir
nop 0
;;
}
{ .mmi
mov cr.ifa = r16
mov cr.itir = r18
nop 0
;;
}
{ .mmi
srlz.d
ptr.d r16, r18
nop 0
;;
}
{ .mmi
srlz.d
st8 [gp] = r3 // trace = 0x30
nop 0
;;
}
{ .mmi
itr.d dtr[r8] = r17
;;
srlz.d
nop 0
}
{ .mmi
st8 [gp] = r2 // trace = 0x38
ptr.i r16, r18
add r8 = 1, r8
;;
}
{ .mmi
srlz.i
;;
itr.i itr[r9] = r17
nop 0
;;
}
{ .mmi
srlz.i
;;
ld8 r16 = [r3], 16 // as_data_va
add r9 = 1, r9
;;
}
{ .mmi
st8 [gp] = r3 // trace = 0x40
ld8 r17 = [r2], 16 // as_data_pte
nop 0
;;
}
{ .mmi
mov cr.ifa = r16
ld8 r18 = [r3], 16 // as_data_itir
nop 0
;;
}
{ .mmi
mov cr.itir = r18
;;
srlz.d
nop 0
;;
}
{ .mmi
ptr.d r16, r18
;;
srlz.d
mov r19 = IA64_DCR_DEFAULT
;;
}
{ .mmi
itr.d dtr[r8] = r17
;;
srlz.d
add r8 = 1, r8
;;
}
{ .mmi
st8 [gp] = r2 // trace = 0x48
;;
ld8 r16 = [r2], 16 // as_kstack
nop 0
}
{ .mmi
ld8 r17 = [r3], 16 // as_kstack_top
mov cr.dcr = r19
nop 0
;;
}
{ .mlx
srlz.i
movl r18 = IA64_PSR_BN | IA64_PSR_IT | IA64_PSR_DT | IA64_PSR_IC | \
IA64_PSR_RT | IA64_PSR_DFH
;;
}
{ .mlx
mov cr.ipsr = r18
movl r19 = ia64_vector_table // set up IVT early
;;
}
{ .mlx
mov cr.iva = r19
movl r18 = 1f
;;
}
{ .mmi
mov cr.iip = r18
mov cr.ifs = r0
nop 0
;;
}
{ .mmb
srlz.d
st8 [gp] = r2 // trace = 0x58
rfi
;;
}
.align 32
1:
{ .mlx
mov ar.bspstore = r16
movl gp = __gp
;;
}
{ .mmi
loadrs
add sp = -16, r17
nop 0
;;
}
{ .mmi
mov ar.rsc = 3
;;
alloc r18 = ar.pfs, 0, 0, 0, 0
;;
}
{ .mib
nop 0
nop 0
br.call.sptk.few rp = ia64_ap_startup
;;
}
/* NOT REACHED */
9:
{ .mib
nop 0
nop 0
br.sptk 9b
;;
}
END(os_boot_rendez)