config root man

ELF

	
>
°@@GCC: (GNU) 4.2.1 20070831 patched [FreeBSD],­ü



int8[:tQi
@P±™É
	^¸



€€À
�€€
€€ 
€€À
€€à
€€€
€€€
€€€
€€ 
€€°
€€À
€€€
€€€
€€€
€€À
€€Ä
€€È
€€Ğ
€€à
€€ğ
€€ô
€€ø
€€€
€€À
€€à
€€€
€€ 
€€¤
€€¨
€€°
€€À
€€€
€€À
€€€
�€€
€€À
€€À
€€€
€€„
€€ˆ
€€’
€€£
€€À
€€€
€€€ 
€€€$
€€€,
€€€2
€€€4
€€€6
€€€7
€€€8
€€€:
€€€À
€€€Â
€€€Ã
€€€Ä
�€€Ä
ÿÿÿÇ
€€€È
€€€Ğ
€€€Ô
€€€Ø
€€€Ù
€€àÙ
€€€à
€€€è
€€€ì
€€€î
€€€ğ
€€€ò
€€€ô
€€€õ
€€€ö
€€€÷
€€€ø
€€Àø
ÿÿÿÿ	µğ





€€€
ÿÿÿÿ×û




ÙYÚÈ#Û¸#Üğ#İ
#	*~




1‰�
2 ¦
IÀ~I—7÷8«#9•#:—#;ÀK9LI#MI#NI#TTUI#X™YI#ZI#[—#\«# 3Ş4«#5
#6¶#7[#

Inmod
~
I
—fp
n
n
I
"
 t™
.÷	
3	
3T	
3Ñ	

3T	
3Ñ	
3	
3Ñ	
49	
4T	
4Ñ	
5	
5T	
5Ñ	 ³|¨

™Ë

À



À


À


À



%

$>$>:;I$>I&I	
:;

(

'
I
&
:;

:;I8
<
'I
.
:;'I

@
:;I:;I4:;I4:;I4:;I
:;
:;
&I4:;I


I
!4:;I?<½ˆ

û






./machine@/syst4fw_cfg.c_types.h
_stdint.htypes.hkernel.hmodule.hfirmware.hlibkern.h	
#+?1)¡)-\JiJ�»-/4

= 25
ÿÿÿÿ

x�
­A†E
sysinitmd_ver_preferredSI_SUB_SMPnamemod_versionMOD_LOADmodeventhand_t__set_modmetadata_set_sym__mod_metadata_md_t4fw_cfg_fw_on_kernelmv_versionmd_typeunsigned intversionSI_SUB_PSEUDOSI_SUB_INIT_IFSI_SUB_DTRACEmd_cvalSI_SUB_DEVFSSI_SUB_P1003_1BSI_SUB_PROTO_ENDmd_ver_maximumSI_SUB_CONFIGUREerrorfail_0fail_1funcSI_SUB_SCHED_IDLESI_SUB_INTRSI_SUB_DRIVERSSI_SUB_LOCK_binary_t4fw_cfg_uwire_txt_endSI_SUB_PROTO_DOMAINSI_SUB_MTX_POOL_STATICSI_SUB_VM_CONFSI_SUB_RACCTSI_SUB_CLISTuint32_tSI_SUB_KTHREAD_BUFSI_SUB_INT_CONFIG_HOOKSSI_SUB_CLOCKSfloatSI_SUB_ACLSI_SUB_DUMMYSI_SUB_PROTO_BEGINSI_ORDER_SECONDSI_SUB_SWAP_mod_metadata_md_t4fw_cfg_fw_on_kernel_mod_metadata_md_t4fw_cfg_fwSI_SUB_DONE_t4fw_cfg_fw_depend_on_kernelevhandSI_SUB_PROTO_IFATTACHDOMAINSI_SUB_RUN_SCHEDULERSI_SUB_MBUFSI_SUB_TUNABLESsize_t__set_modmetadata_set_sym__mod_metadata_t4fw_cfg_fw_version_BoolSI_SUB_KTRACESI_SUB_KVM_RSRC__uint64_tSI_SUB_SYSV_SEMdatasizeSI_SUB_SYSCALLSmodule_tprivSI_SUB_INTRINSIC_POSTcharmoduleSI_SUB_PROTO_IFSI_SUB_AUDITorderdataSI_SUB_DUMP_CONFSI_SUB_RAIDSI_SUB_MAC_POLICYSI_SUB_VMSI_SUB_RACCTDmd_ver_minimumSI_SUB_KTHREAD_PAGEsysinit_elem_ordersubsystemSI_SUB_NETGRAPHmoduledata_t__set_modmetadata_set_sym__mod_metadata_md_t4fw_cfg_fw_on_firmwaret4fw_cfg_fwmodule_sys_initmodeventtypemoduledata/usr/src/sys/amd64/compile/hs32/modules/usr/src/sys/modules/cxgbe/firmwareSI_SUB_SYSV_SHMmod_dependSI_ORDER_MIDDLE_mod_metadata_t4fw_cfg_fw_versionSI_SUB_COPYRIGHTmd_datasysinit_sub_idSI_SUB_VNET_DONESI_ORDER_THIRDSI_ORDER_ANYmod_metadataSI_SUB_DDB_SERVICESSI_SUB_MACSI_SUB_PROTO_DOMAININITsysinit_cfunc_tt4fw_cfg_fw_mod_binary_t4fw_cfg_uwire_txt_startparentSI_SUB_VNETshort intMOD_QUIESCElong int__set_modmetadata_set_sym__mod_metadata_md_t4fw_cfg_fwMOD_UNLOADSI_SUB_DTRACE_ANONSI_ORDER_FIRST__size_tSI_SUB_CREATE_INITSI_SUB_DTRACE_PROVIDERt4fw_cfg_fw_modeventSI_SUB_VFSSI_SUB_INTRINSICSI_SUB_KLDfirmwareSI_SUB_KTHREAD_INITSI_SUB_MTX_POOL_DYNAMIClong unsigned intSI_SUB_ROOT_CONFunusedcrc32_tab_binary_t4fw_cfg_txt_endMOD_SHUTDOWNSI_SUB_CYCLICSI_SUB_EXEC_binary_t4fw_cfg_txt_startGNU C 4.2.1 20070831 patched [FreeBSD]__set_sysinit_set_sym_t4fw_cfg_fwmodule_sys_inittypeSI_SUB_MAC_LATEunsigned charSI_SUB_KICK_SCHEDULER__uint32_tSI_SUB_RUN_QUEUEt4fw_cfg.cSI_ORDER_FOURTHSI_SUB_WITNESSSI_SUB_KDTRACESI_SUB_CPUSI_SUB_SYSV_MSGSI_SUB_VNET_PRELINKmd_versionSI_SUB_RANDOMsigned charSI_SUB_EVENTHANDLERshort unsigned intSI_SUB_KTHREAD_VMSI_SUB_KMEM_t4fw_cfg_fw_depend_on_firmwareSI_SUB_OPENSOLARISudatadoubleSI_SUB_LOCKMGRSI_SUB_KTHREAD_UPDATESI_SUB_SOFTINTRSI_SUB_SETTINGS_t4fw_cfg_fw_version_mod_metadata_md_t4fw_cfg_fw_on_firmwareSI_SUB_KTHREAD_IDLESI_SUB_KPROF
w
w­v,
U|•
U%
T„‡
T
Q„Œ
Q4d
Piw
P|ƒ
P9B
Qfw
Q|„
QŒš
Qœ�
P�­
Q.symtab.strtab.shstrtab.rela.text.rodata.str1.1.relaset_modmetadata_set.relaset_sysinit_set.rela.data.bss.comment.rela.debug_aranges.rela.debug_info.debug_abbrev.rela.debug_line.rela.debug_frame.debug_str.debug_loc.note.GNU-stack ports  @­P'€

&2@4

:@ 5Ğ(`S@N0)h@ä[cH) 
n@s
@-
�
m0
|h*0•
�
�˜*`¡
�e

´

Á
¯ø<Å
È
8À=0Ò
0ø


İ
ø¹

è
±
±ø

p8$	¨#¥



ñÿ
­!
d
[�
É
0[ë


P[7

n

p[‹

Ì

�[ó

¨[
´[(
À[8
Ø[V[u7�©7ÊÜñÿ7ö'>RjñÿÙOŠ for TP TX payload
	tp_pmtx = 50

	# TP TX payload page size
	tp_pmtx_pagesize = 64K

# Some "definitions" to make the rest of this a bit more readable.  We support
# 4 ports, 3 functions (NIC, FCoE and iSCSI), scaling up to 8 "CPU Queue Sets"
# per function per port ...
#
# NMSIX = 1088			# available MSI-X Vectors
# NVI = 128			# available Virtual Interfaces
# NMPSTCAM = 336		# MPS TCAM entries
#
# NPORTS = 4			# ports
# NCPUS = 8			# CPUs we want to support scalably
# NFUNCS = 3			# functions per port (NIC, FCoE, iSCSI)

# Breakdown of Virtual Interface/Queue/Interrupt resources for the "Unified
# PF" which many OS Drivers will use to manage most or all functions.
#
# Each Ingress Queue can use one MSI-X interrupt but some Ingress Queues can
# use Forwarded Interrupt Ingress Queues.  For these latter, an Ingress Queue
# would be created and the Queue ID of a Forwarded Interrupt Ingress Queue
# will be specified as the "I!"!"(-$üÿÿÿÿÿÿÿ> M#T#[	`$üÿÿÿÿÿÿÿns)üÿÿÿÿÿÿÿ‘	–)üÿÿÿÿÿÿÿ¤©)üÿÿÿÿÿÿÿ
[
0[
p[
�[
P[[
¨[ [
8[
´[@[
!X[
'`[
À[x[
À[€[
!˜[
Ø[ [
-À[
!È[


	





•

B	

Z

!

­)
0

Ã	7

	>

ßE

ã	Q

&	^

¡e

õj

´w

~

M
…

>Š

bœ

¡

ü
·

MÄ

�É

Õ

OÛ

Ïá

=ê

òó

‰
ü

¼



T



o



 


¤)


]	2


î;


}
D


Ï	M


–	V


Æ_


{	h


â
q


µ	z


l	ƒ


hŒ


]•


ò�


Ó§


µ°


Ó
¹


TÂ


1	Ë


–Ô


4
İ


`æ


(ï


kø


P



1


b


y


D%

é.

Ä7

Ç@

ÓI

~R

@[

n
d

&
m

ªv

0

ï
ˆ

¥‘

¿š

†	£

ö¬

¶µ

n¾

\È

Ò

sÜ

¨
æ

ğ


ú

ë


	



"

@,

Q6

@

öJ

ØT

^

Úh

–r

ö	|

†

c
�

×
š

¤

y®

¹

ªÅ

SË

oÑ

+×

M	İ

Àæ

:ñ

‹

!

½/

5=

K
K

G
Z

Bf

5l

5r

Sx

é

è�

–

>Á

OÍ

$Û

ùé

ñø

×

µ

‡

+


:

)F

�U

Ga

ª	o

™}

‹

áš

Ѧ

$´

;Â

ÏĞ

®ß

•ê

ò

­ú


L

í
‚!

)+
¸9
î>

ÌI

7
S
7
X

=
_

D
e

ku

Ñ~

›Š
À[“

ÛŸ
Ø[¨

‹´
�[½

MÉ
×

²ã
p[ì

şø



'

P[

¼"
+

™
7
´[@

ĞL
0[U

Ta
j


v
¨[

®
‹
[”

ä 
´

0Ì

zÙ

:æ

«ó

‰
•


 

x_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 1			# 1 port
	niqflint = 8		# NCPUS "Queue Sets"
	nethctrl = 8		# NCPUS "Queue Sets"
	neq = 16		# niqflint + nethctrl Egress Queues
	nexactf = 8		# number of exact MPSTCAM MAC filters
	cmask = all		# access to all channels
	pmask = 0x1		# access to only one port

[function "1"]
	nvf = 16		# NVF on this function
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 1			# 1 port
	niqflint = 8		# NCPUS "Queue Sets"
	nethctrl = 8		# NCPUS "Queue Sets"
	neq = 16		# niqflint + nethctrl Egress Queues
	nexactf = 8		# number of exact MPSTCAM MAC filters
	cmask = all		# access to all channels
	pmask = 0x2		# access to only one port

[function "2"]
	nvf = 16		# NVF on this function
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 1			# 1 port
	niqflint = 8		# NCPUS "Queue Sets"
	nethctrl = 8		# NCPUS "Queue Sets"
	neq = 16		# niqflint + nethctrl Egress Queues
	nexactf = 8		# number of exact MPSTCAM MAC filters
	cmask = all		# access to all channels
	pmask = 0x4		# access to only one port

[function "3"]
	nvf = 16		# NVF on this function
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 1			# 1 port
	niqflint = 8		# NCPUS "Queue Sets"
	nethctrl = 8		# NCPUS "Queue Sets"
	neq = 16		# niqflint + nethctrl Egress Queues
	nexactf = 8		# number of exact MPSTCAM MAC filters
	cmask = all		# access to all channels
	pmask = 0x8		# access to only one port

# Some OS Drivers manage all application functions for all ports via PF4.
# Thus we need to provide a large number of resources here.  For Egress
# Queues we need to account for both TX Queues as well as Free List Queues
# (because the host is responsible for producing Free List Buffers for the
# hardware to consume).
#
[function "4"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 28		# NVI_UNIFIED
	niqflint = 170		# NFLIQ_UNIFIED + NLFIQ_WD
	nethctrl = 100		# NETHCTRL_UNIFIED + NETHCTRL_WD
	neq = 256		# NEQ_UNIFIED + NEQ_WD
	nexactf = 40		# NMPSTCAM_UNIFIED
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nethofld = 1024		# number of user mode ethernet flow contexts
	nroute = 32		# number of routing region entries
	nclip = 32		# number of clip region entries
	nfilter = 496		# number of filter region entries
	nserver = 496		# number of server region entries
	nhash = 12288		# number of hash region entries
	protocol = nic_vm, ofld, rddp, rdmac, iscsi_initiator_pdu, iscsi_target_pdu
	tp_l2t = 3072
	tp_ddp = 2
	tp_ddp_iscsi = 2
	tp_stag = 2
	tp_pbl = 5
	tp_rq = 7

# We have FCoE and iSCSI storage functions on PF5 and PF6 each of which may
# need to have Virtual Interfaces on each of the four ports with up to NCPUS
# "Queue Sets" each.
#
[function "5"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 4			# NPORTS
	niqflint = 34		# NPORTS*NCPUS + NMSIX_EXTRA
	nethctrl = 32		# NPORTS*NCPUS
	neq = 64		# NPORTS*NCPUS * 2 (FL, ETHCTRL/TX)
	nexactf = 4		# NPORTS
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nserver = 16
	nhash = 2048
	tp_l2t = 1024
	protocol = iscsi_initiator_fofld
	tp_ddp_iscsi = 2
	iscsi_ntask = 2048
	iscsi_nsess = 2048
	iscsi_nconn_per_session = 1
	iscsi_ninitiator_instance = 64

[function "6"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 4			# NPORTS
	niqflint = 34		# NPORTS*NCPUS + NMSIX_EXTRA
	nethctrl = 32		# NPORTS*NCPUS
	neq = 66		# NPORTS*NCPUS * 2 (FL, ETHCTRL/TX) + 2 (EXTRA)
	nexactf = 32		# NPORTS + adding 28 exact entries for FCoE
				# which is OK since < MIN(SUM PF0..3, PF4)
				# and we never load PF0..3 and PF4 concurrently
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nhash = 2048
	protocol = fcoe_initiator
	tp_ddp = 2
	fcoe_nfcf = 16
	fcoe_nvnp = 32
	fcoe_nssn = 1024

# The following function, 1023, is not an actual PCIE function but is used to
# configure and reserve firmware internal resources that come from the global
# resource pool.
#
[function "1023"]
	wx_caps = all		# write/execute permissions for all commands
	r_caps = all		# read permissions for all commands
	nvi = 4			# NVI_UNIFIED
	cmask = all		# access to all channels
	pmask = all		# access to all four ports ...
	nexactf = 8		# NPORTS + DCBX +
	nfilter = 16		# number of filter region entries

# For Virtual functions, we only allow NIC functionality and we only allow
# access to one port (1 << PF).  Note that because of limitations in the
# Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
# and GTS registers, the number of Ingress and Egress Queues must be a power
# of 2.
#
[function "0/*"]		# NVF
	wx_caps = 0x82		# DMAQ | VF
	r_caps = 0x86		# DMAQ | VF | PORT
	nvi = 1			# 1 port
	niqflint = 4		# 2 "Queue Sets" + NXIQ
	nethctrl = 2		# 2 "Queue Sets"
	neq = 4			# 2 "Queue Sets" * 2
	nexactf = 4
	cmask = all		# access to all channels
	pmask = 0x1		# access to only one port ...

[function "1/*"]		# NVF
	wx_caps = 0x82		# DMAQ | VF
	r_caps = 0x86		# DMAQ | VF | PORT
	nvi = 1			# 1 port
	niqflint = 4		# 2 "Queue Sets" + NXIQ
	nethctrl = 2		# 2 "Queue Sets"
	neq = 4			# 2 "Queue Sets" * 2
	nexactf = 4
	cmask = all		# access to all channels
	pmask = 0x2		# access to only one port ...

[function "2/*"]		# NVF
	wx_caps = 0x82		# DMAQ | VF
	r_caps = 0x86		# DMAQ | VF | PORT
	nvi = 1			# 1 port
	niqflint = 4		# 2 "Queue Sets" + NXIQ
	nethctrl = 2		# 2 "Queue Sets"
	neq = 4			# 2 "Queue Sets" * 2
	nexactf = 4
	cmask = all		# access to all channels
	pmask = 0x4		# access to only one port ...

[function "3/*"]		# NVF
	wx_caps = 0x82		# DMAQ | VF
	r_caps = 0x86		# DMAQ | VF | PORT
	nvi = 1			# 1 port
	niqflint = 4		# 2 "Queue Sets" + NXIQ
	nethctrl = 2		# 2 "Queue Sets"
	neq = 4			# 2 "Queue Sets" * 2
	nexactf = 4
	cmask = all		# access to all channels
	pmask = 0x8		# access to only one port ...

# MPS features a 196608 bytes ingress buffer that is used for ingress buffering
# for packets from the wire as well as the loopback path of the L2 switch. The
# folling params control how the buffer memory is distributed and the L2 flow
# control settings:
#
# bg_mem:	%-age of mem to use for port/buffer group
# lpbk_mem:	%-age of port/bg mem to use for loopback
# hwm:		high watermark; bytes available when starting to send pause
#		frames (in units of 0.1 MTU)
# lwm:		low watermark; bytes remaining when sending 'unpause' frame
#		(in inuits of 0.1 MTU)
# dwm:		minimum delta between high and low watermark (in units of 100
#		Bytes)
#
[port "0"]
	dcb = ppp, dcbx		# configure for DCB PPP and enable DCBX offload
	bg_mem = 25
	lpbk_mem = 25
	hwm = 30
	lwm = 15
	dwm = 30

[port "1"]
	dcb = ppp, dcbx
	bg_mem = 25
	lpbk_mem = 25
	hwm = 30
	lwm = 15
	dwm = 30

[port "2"]
	dcb = ppp, dcbx
	bg_mem = 25
	lpbk_mem = 25
	hwm = 30
	lwm = 15
	dwm = 30

[port "3"]
	dcb = ppp, dcbx
	bg_mem = 25
	lpbk_mem = 25
	hwm = 30
	lwm = 15
	dwm = 30

[fini]
	version = 0x1425000b
	checksum = 0x7690f7a5

# Total resources used by above allocations:
#   Virtual Interfaces: 104
#   Ingress Queues/w Free Lists and Interrupts: 526
#   Egress Queues: 702
#   MPS TCAM Entries: 336
#   MSI-X Vectors: 736
#   Virtual Functions: 64
#
# $FreeBSD: release/9.1.0/sys/dev/cxgbe/firmware/t4fw_cfg_uwire.txt 237925 2012-07-01 13:43:30Z np $
#










ˆ¿
ˆ¿
?B