Current Path : /sys/amd64/compile/hs32/modules/usr/src/sys/modules/s3/@/amd64/compile/hs32/modules/usr/src/sys/modules/usb/usie/@/amd64/compile/hs32/modules/usr/src/sys/modules/ipwfw/ipw_monitor/@/amd64/compile/hs32/modules/usr/src/sys/modules/ipfw/@/ia64/ia64/ |
FreeBSD hs32.drive.ne.jp 9.1-RELEASE FreeBSD 9.1-RELEASE #1: Wed Jan 14 12:18:08 JST 2015 root@hs32.drive.ne.jp:/sys/amd64/compile/hs32 amd64 |
Current File : //sys/amd64/compile/hs32/modules/usr/src/sys/modules/s3/@/amd64/compile/hs32/modules/usr/src/sys/modules/usb/usie/@/amd64/compile/hs32/modules/usr/src/sys/modules/ipwfw/ipw_monitor/@/amd64/compile/hs32/modules/usr/src/sys/modules/ipfw/@/ia64/ia64/clock.c |
/*- * Copyright (c) 2005, 2009-2011 Marcel Moolenaar * All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * * 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ #include <sys/cdefs.h> __FBSDID("$FreeBSD: release/9.1.0/sys/ia64/ia64/clock.c 224114 2011-07-16 20:16:49Z marcel $"); #include <sys/param.h> #include <sys/kernel.h> #include <sys/bus.h> #include <sys/interrupt.h> #include <sys/priority.h> #include <sys/proc.h> #include <sys/queue.h> #include <sys/sysctl.h> #include <sys/systm.h> #include <sys/timeet.h> #include <sys/timetc.h> #include <sys/pcpu.h> #include <machine/cpu.h> #include <machine/efi.h> #include <machine/intr.h> #include <machine/intrcnt.h> #include <machine/md_var.h> #include <machine/smp.h> #define CLOCK_ET_OFF 0 #define CLOCK_ET_PERIODIC 1 #define CLOCK_ET_ONESHOT 2 static struct eventtimer ia64_clock_et; static u_int ia64_clock_xiv; #ifndef SMP static timecounter_get_t ia64_get_timecount; static struct timecounter ia64_timecounter = { ia64_get_timecount, /* get_timecount */ 0, /* no poll_pps */ ~0u, /* counter_mask */ 0, /* frequency */ "ITC" /* name */ }; static u_int ia64_get_timecount(struct timecounter* tc) { return ia64_get_itc(); } #endif static u_int ia64_ih_clock(struct thread *td, u_int xiv, struct trapframe *tf) { struct eventtimer *et; uint64_t itc, load; uint32_t mode; PCPU_INC(md.stats.pcs_nclks); intrcnt[INTRCNT_CLOCK]++; itc = ia64_get_itc(); PCPU_SET(md.clock, itc); mode = PCPU_GET(md.clock_mode); if (mode == CLOCK_ET_PERIODIC) { load = PCPU_GET(md.clock_load); ia64_set_itm(itc + load); } else ia64_set_itv((1 << 16) | xiv); ia64_set_eoi(0); ia64_srlz_d(); et = &ia64_clock_et; if (et->et_active) et->et_event_cb(et, et->et_arg); return (1); } /* * Event timer start method. */ static int ia64_clock_start(struct eventtimer *et, struct bintime *first, struct bintime *period) { u_long itc, load; register_t is; if (period != NULL) { PCPU_SET(md.clock_mode, CLOCK_ET_PERIODIC); load = (et->et_frequency * (period->frac >> 32)) >> 32; if (period->sec > 0) load += et->et_frequency * period->sec; } else { PCPU_SET(md.clock_mode, CLOCK_ET_ONESHOT); load = 0; } PCPU_SET(md.clock_load, load); if (first != NULL) { load = (et->et_frequency * (first->frac >> 32)) >> 32; if (first->sec > 0) load += et->et_frequency * first->sec; } is = intr_disable(); itc = ia64_get_itc(); ia64_set_itm(itc + load); ia64_set_itv(ia64_clock_xiv); ia64_srlz_d(); intr_restore(is); return (0); } /* * Event timer stop method. */ static int ia64_clock_stop(struct eventtimer *et) { ia64_set_itv((1 << 16) | ia64_clock_xiv); ia64_srlz_d(); PCPU_SET(md.clock_mode, CLOCK_ET_OFF); PCPU_SET(md.clock_load, 0); return (0); } /* * We call cpu_initclocks() on the APs as well. It allows us to * group common initialization in the same function. */ void cpu_initclocks() { ia64_clock_stop(NULL); if (PCPU_GET(cpuid) == 0) cpu_initclocks_bsp(); else cpu_initclocks_ap(); } static void clock_configure(void *dummy) { struct eventtimer *et; u_long itc_freq; ia64_clock_xiv = ia64_xiv_alloc(PI_REALTIME, IA64_XIV_IPI, ia64_ih_clock); if (ia64_clock_xiv == 0) panic("No XIV for clock interrupts"); itc_freq = (u_long)ia64_itc_freq() * 1000000ul; et = &ia64_clock_et; et->et_name = "ITC"; et->et_flags = ET_FLAGS_PERIODIC | ET_FLAGS_ONESHOT | ET_FLAGS_PERCPU; et->et_quality = 1000; et->et_frequency = itc_freq; et->et_min_period.sec = 0; et->et_min_period.frac = (0x8000000000000000ul / (u_long)(10*hz)) << 1; et->et_max_period.sec = 0xffffffff; et->et_max_period.frac = ((0xfffffffeul << 32) / itc_freq) << 32; et->et_start = ia64_clock_start; et->et_stop = ia64_clock_stop; et->et_priv = NULL; et_register(et); #ifndef SMP ia64_timecounter.tc_frequency = itc_freq; tc_init(&ia64_timecounter); #endif } SYSINIT(clkcfg, SI_SUB_CONFIGURE, SI_ORDER_SECOND, clock_configure, NULL);