| Current Path : /sys/amd64/compile/hs32/modules/usr/src/sys/modules/usb/rum/@/powerpc/powerpc/ |
FreeBSD hs32.drive.ne.jp 9.1-RELEASE FreeBSD 9.1-RELEASE #1: Wed Jan 14 12:18:08 JST 2015 root@hs32.drive.ne.jp:/sys/amd64/compile/hs32 amd64 |
| Current File : //sys/amd64/compile/hs32/modules/usr/src/sys/modules/usb/rum/@/powerpc/powerpc/bus_machdep.c |
/*-
* Copyright (c) 2006 Semihalf, Rafal Jaworowski <raj@semihalf.com>
* Copyright (c) 1996, 1997, 1998 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
* NASA Ames Research Center.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the NetBSD
* Foundation, Inc. and its contributors.
* 4. Neither the name of The NetBSD Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#include <sys/cdefs.h>
__FBSDID("$FreeBSD: release/9.1.0/sys/powerpc/powerpc/bus_machdep.c 226567 2011-10-20 15:34:17Z nwhitehorn $");
#define KTR_BE_IO 0
#define KTR_LE_IO 0
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/bus.h>
#include <sys/ktr.h>
#include <vm/vm.h>
#include <vm/pmap.h>
#include <machine/bus.h>
#include <machine/pio.h>
#include <machine/md_var.h>
#define TODO panic("%s: not implemented", __func__)
#define MAX_EARLYBOOT_MAPPINGS 6
static struct {
bus_addr_t addr;
bus_size_t size;
int flags;
} earlyboot_mappings[MAX_EARLYBOOT_MAPPINGS];
static int earlyboot_map_idx = 0;
void bs_remap_earlyboot(void);
static __inline void *
__ppc_ba(bus_space_handle_t bsh, bus_size_t ofs)
{
return ((void *)(bsh + ofs));
}
static int
bs_gen_map(bus_addr_t addr, bus_size_t size, int flags,
bus_space_handle_t *bshp)
{
vm_memattr_t ma;
/*
* Record what we did if we haven't enabled the MMU yet. We
* will need to remap it as soon as the MMU comes up.
*/
if (!pmap_bootstrapped) {
KASSERT(earlyboot_map_idx < MAX_EARLYBOOT_MAPPINGS,
("%s: too many early boot mapping requests", __func__));
earlyboot_mappings[earlyboot_map_idx].addr = addr;
earlyboot_mappings[earlyboot_map_idx].size = size;
earlyboot_mappings[earlyboot_map_idx].flags = flags;
earlyboot_map_idx++;
*bshp = addr;
} else {
ma = VM_MEMATTR_DEFAULT;
switch (flags) {
case BUS_SPACE_MAP_CACHEABLE:
ma = VM_MEMATTR_CACHEABLE;
break;
case BUS_SPACE_MAP_PREFETCHABLE:
ma = VM_MEMATTR_PREFETCHABLE;
break;
}
*bshp = (bus_space_handle_t)pmap_mapdev_attr(addr, size, ma);
}
return (0);
}
void
bs_remap_earlyboot(void)
{
int i;
vm_offset_t pa, spa;
vm_memattr_t ma;
for (i = 0; i < earlyboot_map_idx; i++) {
spa = earlyboot_mappings[i].addr;
if (pmap_dev_direct_mapped(spa, earlyboot_mappings[i].size)
== 0)
continue;
ma = VM_MEMATTR_DEFAULT;
switch (earlyboot_mappings[i].flags) {
case BUS_SPACE_MAP_CACHEABLE:
ma = VM_MEMATTR_CACHEABLE;
break;
case BUS_SPACE_MAP_PREFETCHABLE:
ma = VM_MEMATTR_PREFETCHABLE;
break;
}
pa = trunc_page(spa);
while (pa < spa + earlyboot_mappings[i].size) {
pmap_kenter_attr(pa, pa, ma);
pa += PAGE_SIZE;
}
}
}
static void
bs_gen_unmap(bus_size_t size __unused)
{
}
static int
bs_gen_subregion(bus_space_handle_t bsh, bus_size_t ofs,
bus_size_t size __unused, bus_space_handle_t *nbshp)
{
*nbshp = bsh + ofs;
return (0);
}
static int
bs_gen_alloc(bus_addr_t rstart __unused, bus_addr_t rend __unused,
bus_size_t size __unused, bus_size_t alignment __unused,
bus_size_t boundary __unused, int flags __unused,
bus_addr_t *bpap __unused, bus_space_handle_t *bshp __unused)
{
TODO;
}
static void
bs_gen_free(bus_space_handle_t bsh __unused, bus_size_t size __unused)
{
TODO;
}
static void
bs_gen_barrier(bus_space_handle_t bsh __unused, bus_size_t ofs __unused,
bus_size_t size __unused, int flags __unused)
{
__asm __volatile("eieio; sync" : : : "memory");
}
/*
* Big-endian access functions
*/
static uint8_t
bs_be_rs_1(bus_space_handle_t bsh, bus_size_t ofs)
{
volatile uint8_t *addr;
uint8_t res;
addr = __ppc_ba(bsh, ofs);
res = *addr;
CTR4(KTR_BE_IO, "%s(bsh=%#x, ofs=%#x) = %#x", __func__, bsh, ofs, res);
return (res);
}
static uint16_t
bs_be_rs_2(bus_space_handle_t bsh, bus_size_t ofs)
{
volatile uint16_t *addr;
uint16_t res;
addr = __ppc_ba(bsh, ofs);
res = *addr;
CTR4(KTR_BE_IO, "%s(bsh=%#x, ofs=%#x) = %#x", __func__, bsh, ofs, res);
return (res);
}
static uint32_t
bs_be_rs_4(bus_space_handle_t bsh, bus_size_t ofs)
{
volatile uint32_t *addr;
uint32_t res;
addr = __ppc_ba(bsh, ofs);
res = *addr;
CTR4(KTR_BE_IO, "%s(bsh=%#x, ofs=%#x) = %#x", __func__, bsh, ofs, res);
return (res);
}
static uint64_t
bs_be_rs_8(bus_space_handle_t bsh, bus_size_t ofs)
{
volatile uint64_t *addr;
uint64_t res;
addr = __ppc_ba(bsh, ofs);
res = *addr;
return (res);
}
static void
bs_be_rm_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t *addr, size_t cnt)
{
ins8(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_be_rm_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t *addr, size_t cnt)
{
ins16(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_be_rm_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t *addr, size_t cnt)
{
ins32(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_be_rm_8(bus_space_handle_t bsh, bus_size_t ofs, uint64_t *addr, size_t cnt)
{
ins64(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_be_rr_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t *addr, size_t cnt)
{
volatile uint8_t *s = __ppc_ba(bsh, ofs);
while (cnt--)
*addr++ = *s++;
__asm __volatile("eieio; sync");
}
static void
bs_be_rr_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t *addr, size_t cnt)
{
volatile uint16_t *s = __ppc_ba(bsh, ofs);
while (cnt--)
*addr++ = *s++;
__asm __volatile("eieio; sync");
}
static void
bs_be_rr_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t *addr, size_t cnt)
{
volatile uint32_t *s = __ppc_ba(bsh, ofs);
while (cnt--)
*addr++ = *s++;
__asm __volatile("eieio; sync");
}
static void
bs_be_rr_8(bus_space_handle_t bsh, bus_size_t ofs, uint64_t *addr, size_t cnt)
{
volatile uint64_t *s = __ppc_ba(bsh, ofs);
while (cnt--)
*addr++ = *s++;
__asm __volatile("eieio; sync");
}
static void
bs_be_ws_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t val)
{
volatile uint8_t *addr;
addr = __ppc_ba(bsh, ofs);
*addr = val;
__asm __volatile("eieio; sync");
CTR4(KTR_BE_IO, "%s(bsh=%#x, ofs=%#x, val=%#x)", __func__, bsh, ofs, val);
}
static void
bs_be_ws_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t val)
{
volatile uint16_t *addr;
addr = __ppc_ba(bsh, ofs);
*addr = val;
__asm __volatile("eieio; sync");
CTR4(KTR_BE_IO, "%s(bsh=%#x, ofs=%#x, val=%#x)", __func__, bsh, ofs, val);
}
static void
bs_be_ws_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t val)
{
volatile uint32_t *addr;
addr = __ppc_ba(bsh, ofs);
*addr = val;
__asm __volatile("eieio; sync");
CTR4(KTR_BE_IO, "%s(bsh=%#x, ofs=%#x, val=%#x)", __func__, bsh, ofs, val);
}
static void
bs_be_ws_8(bus_space_handle_t bsh, bus_size_t ofs, uint64_t val)
{
volatile uint64_t *addr;
addr = __ppc_ba(bsh, ofs);
*addr = val;
__asm __volatile("eieio; sync");
}
static void
bs_be_wm_1(bus_space_handle_t bsh, bus_size_t ofs, const uint8_t *addr,
bus_size_t cnt)
{
outsb(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_be_wm_2(bus_space_handle_t bsh, bus_size_t ofs, const uint16_t *addr,
bus_size_t cnt)
{
outsw(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_be_wm_4(bus_space_handle_t bsh, bus_size_t ofs, const uint32_t *addr,
bus_size_t cnt)
{
outsl(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_be_wm_8(bus_space_handle_t bsh, bus_size_t ofs, const uint64_t *addr,
bus_size_t cnt)
{
outsll(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_be_wr_1(bus_space_handle_t bsh, bus_size_t ofs, const uint8_t *addr,
size_t cnt)
{
volatile uint8_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = *addr++;
__asm __volatile("eieio; sync");
}
static void
bs_be_wr_2(bus_space_handle_t bsh, bus_size_t ofs, const uint16_t *addr,
size_t cnt)
{
volatile uint16_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = *addr++;
__asm __volatile("eieio; sync");
}
static void
bs_be_wr_4(bus_space_handle_t bsh, bus_size_t ofs, const uint32_t *addr,
size_t cnt)
{
volatile uint32_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = *addr++;
__asm __volatile("eieio; sync");
}
static void
bs_be_wr_8(bus_space_handle_t bsh, bus_size_t ofs, const uint64_t *addr,
size_t cnt)
{
volatile uint64_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = *addr++;
__asm __volatile("eieio; sync");
}
static void
bs_be_sm_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t val, size_t cnt)
{
volatile uint8_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d = val;
__asm __volatile("eieio; sync");
}
static void
bs_be_sm_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t val, size_t cnt)
{
volatile uint16_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d = val;
__asm __volatile("eieio; sync");
}
static void
bs_be_sm_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t val, size_t cnt)
{
volatile uint32_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d = val;
__asm __volatile("eieio; sync");
}
static void
bs_be_sm_8(bus_space_handle_t bsh, bus_size_t ofs, uint64_t val, size_t cnt)
{
volatile uint64_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d = val;
__asm __volatile("eieio; sync");
}
static void
bs_be_sr_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t val, size_t cnt)
{
volatile uint8_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = val;
__asm __volatile("eieio; sync");
}
static void
bs_be_sr_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t val, size_t cnt)
{
volatile uint16_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = val;
__asm __volatile("eieio; sync");
}
static void
bs_be_sr_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t val, size_t cnt)
{
volatile uint32_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = val;
__asm __volatile("eieio; sync");
}
static void
bs_be_sr_8(bus_space_handle_t bsh, bus_size_t ofs, uint64_t val, size_t cnt)
{
volatile uint64_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = val;
__asm __volatile("eieio; sync");
}
/*
* Little-endian access functions
*/
static uint8_t
bs_le_rs_1(bus_space_handle_t bsh, bus_size_t ofs)
{
volatile uint8_t *addr;
uint8_t res;
addr = __ppc_ba(bsh, ofs);
res = *addr;
__asm __volatile("eieio; sync");
CTR4(KTR_LE_IO, "%s(bsh=%#x, ofs=%#x) = %#x", __func__, bsh, ofs, res);
return (res);
}
static uint16_t
bs_le_rs_2(bus_space_handle_t bsh, bus_size_t ofs)
{
volatile uint16_t *addr;
uint16_t res;
addr = __ppc_ba(bsh, ofs);
__asm __volatile("lhbrx %0, 0, %1" : "=r"(res) : "r"(addr));
__asm __volatile("eieio; sync");
CTR4(KTR_LE_IO, "%s(bsh=%#x, ofs=%#x) = %#x", __func__, bsh, ofs, res);
return (res);
}
static uint32_t
bs_le_rs_4(bus_space_handle_t bsh, bus_size_t ofs)
{
volatile uint32_t *addr;
uint32_t res;
addr = __ppc_ba(bsh, ofs);
__asm __volatile("lwbrx %0, 0, %1" : "=r"(res) : "r"(addr));
__asm __volatile("eieio; sync");
CTR4(KTR_LE_IO, "%s(bsh=%#x, ofs=%#x) = %#x", __func__, bsh, ofs, res);
return (res);
}
static uint64_t
bs_le_rs_8(bus_space_handle_t bsh, bus_size_t ofs)
{
TODO;
}
static void
bs_le_rm_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t *addr, size_t cnt)
{
ins8(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_le_rm_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t *addr, size_t cnt)
{
ins16rb(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_le_rm_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t *addr, size_t cnt)
{
ins32rb(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_le_rm_8(bus_space_handle_t bshh, bus_size_t ofs, uint64_t *addr, size_t cnt)
{
TODO;
}
static void
bs_le_rr_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t *addr, size_t cnt)
{
volatile uint8_t *s = __ppc_ba(bsh, ofs);
while (cnt--)
*addr++ = *s++;
__asm __volatile("eieio; sync");
}
static void
bs_le_rr_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t *addr, size_t cnt)
{
volatile uint16_t *s = __ppc_ba(bsh, ofs);
while (cnt--)
*addr++ = in16rb(s++);
__asm __volatile("eieio; sync");
}
static void
bs_le_rr_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t *addr, size_t cnt)
{
volatile uint32_t *s = __ppc_ba(bsh, ofs);
while (cnt--)
*addr++ = in32rb(s++);
__asm __volatile("eieio; sync");
}
static void
bs_le_rr_8(bus_space_handle_t bsh, bus_size_t ofs, uint64_t *addr, size_t cnt)
{
TODO;
}
static void
bs_le_ws_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t val)
{
volatile uint8_t *addr;
addr = __ppc_ba(bsh, ofs);
*addr = val;
CTR4(KTR_LE_IO, "%s(bsh=%#x, ofs=%#x, val=%#x)", __func__, bsh, ofs, val);
}
static void
bs_le_ws_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t val)
{
volatile uint16_t *addr;
addr = __ppc_ba(bsh, ofs);
__asm __volatile("sthbrx %0, 0, %1" :: "r"(val), "r"(addr));
CTR4(KTR_LE_IO, "%s(bsh=%#x, ofs=%#x, val=%#x)", __func__, bsh, ofs, val);
}
static void
bs_le_ws_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t val)
{
volatile uint32_t *addr;
addr = __ppc_ba(bsh, ofs);
__asm __volatile("stwbrx %0, 0, %1" :: "r"(val), "r"(addr));
CTR4(KTR_LE_IO, "%s(bsh=%#x, ofs=%#x, val=%#x)", __func__, bsh, ofs, val);
}
static void
bs_le_ws_8(bus_space_handle_t bsh, bus_size_t ofs, uint64_t val)
{
TODO;
}
static void
bs_le_wm_1(bus_space_handle_t bsh, bus_size_t ofs, const uint8_t *addr,
bus_size_t cnt)
{
outs8(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_le_wm_2(bus_space_handle_t bsh, bus_size_t ofs, const uint16_t *addr,
bus_size_t cnt)
{
outs16rb(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_le_wm_4(bus_space_handle_t bsh, bus_size_t ofs, const uint32_t *addr,
bus_size_t cnt)
{
outs32rb(__ppc_ba(bsh, ofs), addr, cnt);
}
static void
bs_le_wm_8(bus_space_handle_t bsh, bus_size_t ofs, const uint64_t *addr,
bus_size_t cnt)
{
TODO;
}
static void
bs_le_wr_1(bus_space_handle_t bsh, bus_size_t ofs, const uint8_t *addr,
size_t cnt)
{
volatile uint8_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = *addr++;
__asm __volatile("eieio; sync");
}
static void
bs_le_wr_2(bus_space_handle_t bsh, bus_size_t ofs, const uint16_t *addr,
size_t cnt)
{
volatile uint16_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
out16rb(d++, *addr++);
__asm __volatile("eieio; sync");
}
static void
bs_le_wr_4(bus_space_handle_t bsh, bus_size_t ofs, const uint32_t *addr,
size_t cnt)
{
volatile uint32_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
out32rb(d++, *addr++);
__asm __volatile("eieio; sync");
}
static void
bs_le_wr_8(bus_space_handle_t bsh, bus_size_t ofs, const uint64_t *addr,
size_t cnt)
{
TODO;
}
static void
bs_le_sm_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t val, size_t cnt)
{
volatile uint8_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d = val;
__asm __volatile("eieio; sync");
}
static void
bs_le_sm_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t val, size_t cnt)
{
volatile uint16_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
out16rb(d, val);
__asm __volatile("eieio; sync");
}
static void
bs_le_sm_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t val, size_t cnt)
{
volatile uint32_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
out32rb(d, val);
__asm __volatile("eieio; sync");
}
static void
bs_le_sm_8(bus_space_handle_t bsh, bus_size_t ofs, uint64_t val, size_t cnt)
{
TODO;
}
static void
bs_le_sr_1(bus_space_handle_t bsh, bus_size_t ofs, uint8_t val, size_t cnt)
{
volatile uint8_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
*d++ = val;
__asm __volatile("eieio; sync");
}
static void
bs_le_sr_2(bus_space_handle_t bsh, bus_size_t ofs, uint16_t val, size_t cnt)
{
volatile uint16_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
out16rb(d++, val);
__asm __volatile("eieio; sync");
}
static void
bs_le_sr_4(bus_space_handle_t bsh, bus_size_t ofs, uint32_t val, size_t cnt)
{
volatile uint32_t *d = __ppc_ba(bsh, ofs);
while (cnt--)
out32rb(d++, val);
__asm __volatile("eieio; sync");
}
static void
bs_le_sr_8(bus_space_handle_t bsh, bus_size_t ofs, uint64_t val, size_t cnt)
{
TODO;
}
struct bus_space bs_be_tag = {
/* mapping/unmapping */
bs_gen_map,
bs_gen_unmap,
bs_gen_subregion,
/* allocation/deallocation */
bs_gen_alloc,
bs_gen_free,
/* barrier */
bs_gen_barrier,
/* read (single) */
bs_be_rs_1,
bs_be_rs_2,
bs_be_rs_4,
bs_be_rs_8,
bs_be_rs_2,
bs_be_rs_4,
bs_be_rs_8,
/* read multiple */
bs_be_rm_1,
bs_be_rm_2,
bs_be_rm_4,
bs_be_rm_8,
bs_be_rm_2,
bs_be_rm_4,
bs_be_rm_8,
/* read region */
bs_be_rr_1,
bs_be_rr_2,
bs_be_rr_4,
bs_be_rr_8,
bs_be_rr_2,
bs_be_rr_4,
bs_be_rr_8,
/* write (single) */
bs_be_ws_1,
bs_be_ws_2,
bs_be_ws_4,
bs_be_ws_8,
bs_be_ws_2,
bs_be_ws_4,
bs_be_ws_8,
/* write multiple */
bs_be_wm_1,
bs_be_wm_2,
bs_be_wm_4,
bs_be_wm_8,
bs_be_wm_2,
bs_be_wm_4,
bs_be_wm_8,
/* write region */
bs_be_wr_1,
bs_be_wr_2,
bs_be_wr_4,
bs_be_wr_8,
bs_be_wr_2,
bs_be_wr_4,
bs_be_wr_8,
/* set multiple */
bs_be_sm_1,
bs_be_sm_2,
bs_be_sm_4,
bs_be_sm_8,
bs_be_sm_2,
bs_be_sm_4,
bs_be_sm_8,
/* set region */
bs_be_sr_1,
bs_be_sr_2,
bs_be_sr_4,
bs_be_sr_8,
bs_be_sr_2,
bs_be_sr_4,
bs_be_sr_8,
};
struct bus_space bs_le_tag = {
/* mapping/unmapping */
bs_gen_map,
bs_gen_unmap,
bs_gen_subregion,
/* allocation/deallocation */
bs_gen_alloc,
bs_gen_free,
/* barrier */
bs_gen_barrier,
/* read (single) */
bs_le_rs_1,
bs_le_rs_2,
bs_le_rs_4,
bs_le_rs_8,
bs_be_rs_2,
bs_be_rs_4,
bs_be_rs_8,
/* read multiple */
bs_le_rm_1,
bs_le_rm_2,
bs_le_rm_4,
bs_le_rm_8,
bs_be_rm_2,
bs_be_rm_4,
bs_be_rm_8,
/* read region */
bs_le_rr_1,
bs_le_rr_2,
bs_le_rr_4,
bs_le_rr_8,
bs_be_rr_2,
bs_be_rr_4,
bs_be_rr_8,
/* write (single) */
bs_le_ws_1,
bs_le_ws_2,
bs_le_ws_4,
bs_le_ws_8,
bs_be_ws_2,
bs_be_ws_4,
bs_be_ws_8,
/* write multiple */
bs_le_wm_1,
bs_le_wm_2,
bs_le_wm_4,
bs_le_wm_8,
bs_be_wm_2,
bs_be_wm_4,
bs_be_wm_8,
/* write region */
bs_le_wr_1,
bs_le_wr_2,
bs_le_wr_4,
bs_le_wr_8,
bs_be_wr_2,
bs_be_wr_4,
bs_be_wr_8,
/* set multiple */
bs_le_sm_1,
bs_le_sm_2,
bs_le_sm_4,
bs_le_sm_8,
bs_be_sm_2,
bs_be_sm_4,
bs_be_sm_8,
/* set region */
bs_le_sr_1,
bs_le_sr_2,
bs_le_sr_4,
bs_le_sr_8,
bs_be_sr_2,
bs_be_sr_4,
bs_be_sr_8,
};