| Current Path : /sys/amd64/compile/hs32/modules/usr/src/sys/modules/usb/urtw/@/amd64/compile/hs32/modules/usr/src/sys/modules/netgraph/ip_input/@/amd64/compile/hs32/modules/usr/src/sys/modules/usb/uslcom/@/amd64/compile/hs32/modules/usr/src/sys/modules/geom/geom_linux_lvm/@/amd64/compile/hs32/ |
FreeBSD hs32.drive.ne.jp 9.1-RELEASE FreeBSD 9.1-RELEASE #1: Wed Jan 14 12:18:08 JST 2015 root@hs32.drive.ne.jp:/sys/amd64/compile/hs32 amd64 |
| Current File : //sys/amd64/compile/hs32/modules/usr/src/sys/modules/usb/urtw/@/amd64/compile/hs32/modules/usr/src/sys/modules/netgraph/ip_input/@/amd64/compile/hs32/modules/usr/src/sys/modules/usb/uslcom/@/amd64/compile/hs32/modules/usr/src/sys/modules/geom/geom_linux_lvm/@/amd64/compile/hs32/io_apic.o |
ELF > 8 @ @ # U7GH D U7WH D UH HtH t H u H UHHH $Ld$HLl$w(L' t w3- u-s,I|$ht6Y H $Ld$Ll${/Dk.Ɂ ʀ @Dʉ
Eȁ S- fDS,S0I|$hCtDK,I|$hCt DC,DI|$h% Ct H $Ld$Ll$ D ʀS,I|$h
t ʀvʀlf D f D UG(H WbUHfº9vH4 HH) ɉf D f D U1H UHIȉHHSHHu u.HUHA I1ɾ $ H[ËuH 1 U1 HAUIATSHH mH Ht'A HSpD LACH[xHuH1[A\A]f D UH HSHH H H1[ UHSHHH= tL
HHH8 tH H4H LXHH1H [AH[ UAWbAHf9wɸ EtH HH)H7 y wQ1A@AAAA9tL6 QD Et5w`AH I DH IE1 1f D 1f D f D UAWbAHf9wɸ EtH HH)H7 y wDYAAAAE8tEQ Q t/w`AH I DH IE1 11f D UWbAHf9vzL HHL)H7 B= tM= wMrB xBD EtNBL HL)ـ
u1 ɸ w`DH 1 1Ã|@r UWbHf9v[L HL)H7 B= t/= w1DJB AxAADJD Eu1 D ɸ w`H 1 1ÐUWbHf9v[L HL)H7 B= t/= w1DJB AxAADJD Eu1 D ɸ w`H 1 1ÐUHATASH WbfD9 DH HH)H; y wgQD AEA9t AAAD ڈQD Eu [A\1 D s`HDH 1 [A\1[A\ɸ UAWbHf9w ÐExL HL)H7 x wD@D 1Etw`DH 1UWbHf9vQL HL)H7 x t/@ D
1Eufw`H 1ɸ U HH@LeLmAL}H]ILuHHMG-w(DEG. DDEEt A9 D AƸ EuH]LeLmLuL} eH % H u&H5 H9 E111HH AD$/ EL$$El$.Et$-E D E" L tB } t'Et$$E AT$(}D 1"f1H 뺃 AD$/dA|$,H]AT$0t?H{h d eH % H L I9 E111HH }D @ L]AT$,1H As` A\$( vP D @ u;H 1 TAA ^H ttEl$/EAAHH 1 AT$-At$.H 1 H 1 H 1 H 1 UG-Hu1 UHSHH- u H߉us-{.H[ s(H 1 UHH@H]LeILuL}ALmHAeH % HU H u&H
H9v E111HH AL$/˃xg 1A@ƉuAAAAA1AA9t%D E G|- D AL$/AD$/DD;mt& ukAEt$/AA Et$/ t- H]Le1LmLuL} H H}AH H AT$,HE1w`H ^LMAT$,AI H H IE1Aq` AL$/ AL$/˃xA E L
UHH LeH]ILmG-uH]LeLm .DDeH % H u"H H9tqE111HH AL$/AD$- Lw t. A|$.AT$(DH]LeLm H f UHH H $Ld$ILl$Lt$AL7eH % H u"H H9t]E111HH AD$/tOEtz t" H $Ld$Ll$Lt$ H ڐ AD$/uAt$,AT$0I~h t6AL$/Eu |f D UHH H]LeILmL/eH % H u"H H9tWE111HH AD$/uI t H]LeLm @ H AD$/tAt$,AT$0I}ht6Ad$/f. UHAUIATSeH % HLgh H u&H H9 E111HH LvIEx H5 IMxL. H
EUbEE`Au`H 1A I fAEEGL L AUbf@t4E1AfDE9~ H8{( wH AUbH[A\A]H Q @ UHAWAVAUATASeH % H8u H} HE H u&H H9 E111HH H} Ë J ]mDuADL< IH IM)I H IHH
HHH IGH IWL M_ L MW(L
MO0L MG8H= I@H5 IwHH I_PH
eH % IOX H uH= H9 D
1EO`H}AD
EGaAA EGa} DD;U UH}1 h H UE_a1Aw`H AA E_aU AuCD% Aw`H 1D = a H At
A9t EO`EG4A AAE EO`D Awbf fAwbH]LeL,% I_hHMI HIOp L- uL M9 E E1A PS/⇃S/e %0 MԈK.DH}AH}
DAD;utgH8AEL;Ds,Dc(t?AvC/C/H nDL ^ t LH8[A\A]A^A_H E111LH E111HH ( Aw`DH 1 H} 1pUHATISeH % H u&H H9 E111HH AL$bft;1L IIM)K ED$bsHfAA9Nj t [A\ H [A\ { UH f D UHH0H]LeILm
HHHH8 tH H4H Lm LHLP}t H]LeLm D L
HHHH8 tH H4H L LHP} uL
HHHH8 tH H4H L LHPHE<t)< >H L L "H L T4 p
?B
?B % $ > : ; I $ > $ > I ! I/ I
& I < : ;I
: ;
: ; I8
: ; I8
' I : ; : ; (
' I I : ;
: ;I8
' &
: ;I8
: ; 5 I : ; <
: ; I
8
: ; ! : ; "! I #.: ;' I $ : ;I % : ;I &.: ; ' I '4 : ; I ( : ; I ) : ; I *.: ;' +.: ; ' I@ , : ; I
- : ; I
..: ; ' @ /.: ;' @ 0 : ; I 14 : ;I 24 : ;I 34 : ;I 4.: ;' I@ 5 : ;I
64 : ;I 7.? : ;' I@ 8 : ;I 9 : ;I
: : ;I ; 1X Y < 1 = >4 : ; I ? 1UX Y @ A4 1 B4 1 C.: ; ' D4 : ;I
E U F 1X Y G 1UX Y H4 : ;I
I : ; I J4 : ; I K 1X Y L 1X Y M.? : ;' @ N O : ; P U Q4 1
R 1 S4 : ; I
T4 : ; I? < U! V4 : ;I? < W4 : ; I? < X4 : ; I?
Y4 : ;I?
8 4? 7_ int 8q 9 : Ex Ox Q V ` b 2? 4q 5 ,T 64 @f E J N Cf D
+3
# #
$ #
% #
& #
#N ops I # $Y _
0 $ ? # ? # ? # ? # ? # ops ? #( %
% ,G # - # & _ ' 'G S # cls TN # (R X
( id Xq # Y # N d_ z _ - _ - ` R _ _ 0Q R # S # T # UN # V # W_ #( _ _
^
$ , 2 4 6 7 8 :
+ 1 = = C
ى
#
#
#
= #
# var
R # mtx & # ' # `
@ h@ # i # j # k # 1 2\ b _ | F _
7 8 # 9Q # : # ;|
K L_ # M_ # N_ #
X:
Y_ # Z_ # [ # \ #
0U
1U
# e
2:
3K
7 # 8 # 9 # : # ; # ? # @ # A # B # C #$ D #( E #, F #0 G #4 H #8 I #< J #@ K #D L #H M #L N #P O #T Q #X R #\ S #` T #d X #h Y #l Z #p [ #t \ #x ] #| ^ # _ # ` # a # b # c # d # e # f # g # k # l # m # n # o # p # q # r #
t
t
# t
# y
K
y # y # # # # # J #( _ #0 #4
#8 #@ p
#H # # # _ # _ # K
# ` # # y #
# # # # # # # # # # # #
pcb
X
# j # #( e
#8 u #@ #P
@v 0# Av # Bv # Cv # Dv # Ev # Fv # Gv
# Hv # Iv # Jv #
Xv 0# Yv # Zv # [v # \v # ]v # ^v # _v # `v ( # av # bv # cv #
`} td # _ # # # # #( #0 #8 #@ #H #P _ #X _ = } _
# P # # _ # # # U # #( #0 #8 _ #@ #D #H # _ U u
L M # N # v
# | # ^ # d # ^ 'p # ( # ) # * #0 + #@ ^
# # ( (^ # (d # * *^ # *d # J
= k # k # a_ a # pic `T U # V # W # X # Y # Z #( [ #0 \ #8 ] #@ _ #H ` #P aH #X _ & & ,
(M q # r( # sX # tX # u # v #$ & _ _ & _ & _ & !e" "
8T U, # V #( W #, X #, Y #, Z #, [ #, \ #, ]_ #, ^? #0 i i #
a b_ # c #` d #` e #` f #` g #h h #p i #x j # = . " ~ ~ # ~ # # $dev % _ $rid R % & 5 'td & _ s (dst s ) (src 'res y * * $p *s $v * + , U-reg _ T . ( , U-reg _ T-val Q + Z , _ U / 0 1io 1low ? 2 ? 3 ? . 4 _ 5 & U6pin 7 W_ \ 5 V U8pin V 6io X 4 >_ 9dev = U / n / 8dev m 8rid m_ : m : m 3 o_ ; }< < < < 4 _ 8dev 1io 1i _ 4 e_ 8dev d & # ) Ӹ ) ) ԁ ) _ '_m => G > # '_ce ׀ / Y : X : X ? `< < < < @ A @ A A B 7 _ : : 8pin : 6io 3 _ 7 _ : 8pin 8pol 6io 3 _ 7 _ : 8pin 6io 7 _ P : 8pin 6io 7 _ : 8pin 6io 7 _ ! : 8pin : _ 6io 7 r_ f! : q 8pin q : q_ 6io s 7 b_ ! : a 8pin a 6io c C ! ) 4 D_ # : C& : C 3 E 6io F 3 G 3 G D H vTE " 3 f` F5 f" <\ <Q <F @ Bg ; f@ B* F~ { # < < E # 3 l` F5 l|# <\ <Q <F @ Bg ; l@ B* G! v# <! ;~ j< < 4 _ -$ : & 2 / o$ : & 3 4 _ % : & : 8pol 3 Hio vH3 _ E % 3 ` F5 R% <\ <Q <F @ Bg ; @ B* ;~ < < / & : & 3 3 E & 3 ` F5 \& <\ <Q <F @ Bg ; @ B* ;~ < < C & ) & . ( 0 & Ieoi _ > 'io J ? E ' J ` K5 ' <\ <Q <F @ Bg L @ B* K~ ' < < L& <& . ) 0 & J 'io ы J ? E ( J ` K5 Ի( <\ <Q <F @ Bg L @ B* L~ < < M
J* : 1pin 1io 3 3 ? 1i _ E &* 3 ` F5 ) <\ <Q <F @ Bg ; @ B* ;~ < < 7 - : : ) : _ 1io 3 D v@3 6i 3 ? E + 3 ` F5 X+ <\ <Q <F @ Bg ; @ B* E ", 3 ` F5 + <\ <Q <F @ Bg ; @ B* F~ I, < < F~ p, < < E - 3 /` F5 /, <\ <Q <F @ Bg ; /@ B* N W- D L DO__s LF- __b L- # 1__s L)- F~ ~- < < ;~ P< < - / . 8pic 1io 1i _ E . 3 ` F5 `. <\ <Q <F @ Bg ; @ B* ;~ < < . / 0 & L& <& # 4 // $dev 6v ` & i_ / ) g ) g ) g_ ) h- '_m j => kG > k# '_ce k # 4 / $dev 6v ` # 4 / $dev 6v ` 4 (_ 1 8dev ' F/ *0 </ P Q$/ P?// <a/ <V/ <K/ R@/ P Al/ P Aw/ A/ B/ F/ *1 </ P Q/ P?// <a/ <V/ <K/ R@/ P Al/ P Aw/ A/ B/ ;/ ,</ P B/ ?// <a/ <V/ <K/ R@/ P Al/ P Aw/ A/ B/ 1 S D1 S DD S D1
= S DD S D1 S ~ S _ S S S 1 S _ S S 1 S S D S 1 2 D C2 D M D N^ D N D N D N D N1 D N D N1 D ND D N1 4 D 3 D D ^ D D D D 1 D D 1 D D D 1 T >_ ? 5 U T | 5 T X T pX T X T X T X T X V X V 5X T X T 2X T GX T pX T X T X T X T X V X V 'X V CX V bX V ~X V X V X V X V X V X V 0X V KX V eX V X V X V X V X V X V X V X V X Wcnt vp
V T X T X T .X T :X T FX T TX T bX T nX T zX T X T X T X T X T X T X T X T X T X T T X _ X Y K_ Y _ .
../../../x86/x86 ../../../sys . ./machine ../../../dev/pci ../../../vm ./x86 io_apic.c bus.h bus_if.h pcpu.h atomic.h pcivar.h _types.h types.h _stdint.h _lock.h _callout.h kobj.h kernel.h _mutex.h systm.h malloc.h module.h _cpuset.h vmmeter.h pcpu.h pmap.h segments.h sysctl.h pmap.h apicreg.h intr_machdep.h libkern.h device_if.h pci_if.h apicvar.h #/8Ax#/8Ax">p>
v
t x<DZ"3YG[$W=?W=VYYYmbt#vXyFNu#+?- Ju <|J'q%o!IWW"rYoz.tzJz.<OEk [t Z"I死+ 11ZOEk [t Z"Wʻ+ 1+1Ut$Fj&vKsi僢 1U[ M 1y Z$F\#vYsLL 1q[ ? 1V.$F\#vYsLL 1q[ ? 1X.#9?i>#L=G1cG1U[^ NF\[w<Z"K1 1c $F\"uH" 0,Z}J wX
tzJBuyJ;=*_X~X@*
VYYzg<u"~~X3q<~0.)u~#G?MWRg1eV/t":~<
J}X*M/;v~x7z>u&j xIK~<Y~X&gguX ~>:X &[/;:XueYIgi>h<tLX4&/ ueYIg {RK{X*=ueuY%ztk,|}}JDxXR}X*gW(r>}xK}Xu-KIu~Y׆guq~YjILruR}<KQyQY|X
<w fuIYbf
w<=KQ0lw}g9v=}b gbX}}X*g;/I~XIU~<M {f~X~<$J
f[{.~~<${f~~<$x $FreeBSD: release/9.1.0/sys/x86/x86/io_apic.c 216679 2010-12-23 15:17:28Z jhb $ GCC: (GNU) 4.2.1 20070831 patched [FreeBSD] PCI unknown ISA EISA APIC resources apic edge level high low ioapic%u: intpin %d bus %s
ioapic%u: intpin %d disabled
ioapic%u: routing intpin %u ( disabled ExtINT NMI SMI %s IRQ %u ) to lapic %u vector %u
IO APIC IO(x) APIC ioapic io_apic apic_nexus kernel ioapic_pci enable_extint I N APIC options nexus/apic pci/ioapic hw.apic.enable_extint nexus pci apic_add_resource: resource %d failed set with %d ioapic%u: intpin %d trigger: %s
ioapic%u: intpin %d polarity: %s
ioapic%u: Routing external 8259A's -> intpin %d
ioapic%u: Routing SMI -> intpin %d
ioapic%u: Routing NMI -> intpin %d
ioapic%u: Routing IRQ %d -> intpin %d
Couldn't find an APIC vector for IRQ %d ioapic%u: Changing trigger for pin %u to %s
ioapic%u: Changing polarity for pin %u to %s
ioapic%u <Version %u.%u> irqs %u-%u on motherboard
ioapic%u: Changing APIC ID to %d
ioapic%u: Assuming intbase of %d
ioapic%u: WARNING: intbase %d != expected base %d
Enable the ExtINT pin in the first I/O APIC x AH
AH
9 AM
$ T AC
MH AF
4 EC
AE
$ i AN
A $ c AJ
BJ$ ) AJ
A $ i AC
A AM
AM
AJ
AI
AI
$ AF
BF p AL
m AI
, 1 AH
LR AG
$ I AC
A , AC
LKG $ AC
LG, AC
MM $ AC
LG$ \ AC
BS, AC
HQ $ AC
BD
AC
$ \ AC
LG w w v w w v ! w! . w. Y v ` a wa d wd v ` U S U k S{ S \ p \{ \ P R 7 Qg { P{ R Q P R Q R Q ] { P w w v w w v T R w w v ! w! / w/ v D UD t Sv S ? T? vt ) Q) D P , R, D X F o Pv P Q w w v U ] S \ w w ) v U ' S 0 1 w1 4 w4 v 0 d Ut { U U 0 F TF ] S] h Th S U S T T t Pt P w w T v ; UJ T U T T4 F X Q # YJ T Y T ` a wa n wn
v ` U
U ` T T X ` h Qh Y
Y T
T w w v U U ( T( R R T X R w w _ v T U T ; T; G TG K TM [ R ` a wa j wj v ` U ` w Tw T T T R w w v U S U u S{ S S U T \ U \ \ U Q W Tt { T T T w w v U T
T Q X ! w! * w* v } U U 7 T7 t Tv R T w w v U \ U \ T ] ]% C ]f ] U _ _ ^ ^
^
^% ^ S _ T 5 _ P_ P )
P
P P S$
S
S % S
T k Pn
P
P P P Sk SX
S % S S w w v U w w 9 v U
U U S U " S( 9 S @ A wA D wD O v @ z Uz y
\
O \ @ z Tz
_
_
_ O _ @ e Qe 9
^Q
^
O ^ E J U
S
u
S
SB O S T P
P
P B P q S $ S P Q wQ T wT 9 v P U c o \o U \! 9 \ ] ! T! 9 ] T P P. 9 P S! 9 S @ A wA D wD : v @ r Ur \ : \ @ r Tr ] : ] Q T P P P) 5 P m S : S @ A wA D wD v @ h U S \ \ Q T y P P P c S S ! w! $ w$ | v B U Z S ) ^ ]` | ] = $ \U \ \` | \ S` p S $ , \, \ \ q } T S } P} Pp | P 5 Sp | S w w ? v U ? v T ? v Q @ \@ ZZ \ \ ? \ U Z S S S = D ^D V TD L ^O U ^ ^ ^ p S ' PZ j S S* ? S T P Px P Sx S T J P P y Sj x S * S T P5 O P P P P ] ] ] R @ A wA D wD v @ X U I \ \ \ T T T i P P P P S S S S S ! w! $ w$ * v * U 0 1 w1 4 w4 v 0 L UL \ \ V Y PY S S ] } P} P S P S P P P v`N R v`R i Pi { v`{ P v` S P S 9 P9 J P R 8 ioapic_get_vector ioapic_set_triggermode : ioapic_set_polarity ioapic_set_extint ioapic_set_smi P ioapic_set_nmi ioapic_set_bus ! ioapic_remap_vector f! ioapic_disable_pin ) ioapic_register J* ioapic_create /8 ioapic_template E8 sysctl__hw_apic_children [8 ioapic_pci_driver r8 apic_driver , F { _ O
5 f h q u 0 9 d Z , 5 p | = } x ) | J L V Y L V Y L V Y f L V Y f J J " " ioapic_intsrc device_detach_desc __set_modmetadata_set_sym__mod_metadata_md_apic_nexus_on_kernel v_tfree size_t io_id v_vnodepgsin ioapic_get_vector _mod_metadata_md_apic_nexus_on_kernel changed __set_modmetadata_set_sym__mod_metadata_md_ioapic_pci_on_kernel __register_t INTR_TRIGGER_EDGE ks_next oid_kind pci_msix_count_desc pc_rm_queue apic_driver user_segment_descriptor int32_t lock_object v_swapin v_page_size pci_enable_io_desc device_shutdown_desc newfunc path ioapic device_t oid_descr v_inactive_count SI_SUB_KTHREAD_PAGE pv_list md_ver_maximum oid_refcnt isrc witness v_free_severe devclass_t register_t SI_SUB_SYSV_SEM pic_enable_intr ioapic_read v_swtch type SI_SUB_CLIST v_cache_max SI_SUB_KTRACE SI_SUB_DUMMY ks_shortdesc pics wired_count SI_SUB_KLD v_tcached SI_SUB_OPENSOLARIS SI_SUB_WITNESS v_cow_faults io_bus priv BUS_READ_IVAR pci_write_config_desc bus_type io_intbase __uint8_t ioapic_source_pending apic pm_pml4 _result sd_gran pci_enable_busmaster_desc baseclasses SI_SUB_VFS ioapic_disable_pin SI_SUB_INIT_IF SI_SUB_DTRACE v_page_count ioapic_pci_probe SI_SUB_EVENTHANDLER v_vnodein sd_lobase ioapic_enable_intr SI_SUB_KDTRACE long int bus_setup_intr_desc SI_SUB_PSEUDO io_masked io_lowreg v_interrupt_free_min mod_metadata pc_commontssp next_ioapic_base ioapic_pci_attach PCI_IVAR_ETHADDR bus_add_child_desc u_char bus_probe_nomatch_desc pc_lru old_vector INTR_POLARITY_CONFORM SI_SUB_SYSV_SHM pic_assign_cpu error md_ver_minimum bus_alloc_resource_any __res _apic_nexus_depend_on_kernel high ks_magic bus_teardown_intr_desc kobjop_t SI_SUB_INTRINSIC ioapic_enable_source ioapic_pci_mod PCI_IVAR_MAXLAT pc_apic_id old_id SI_ORDER_MIDDLE IOAPIC pc_switchtime sysctl_req rmq_next PCI_IVAR_FUNCTION sd_lolimit signed char pc_prvspace uint8_t SI_SUB_KTHREAD_INIT rmq_prev apic_id ioapic_vector __Tunable_init_140_sys_init pci_msi_count_desc pc_cnt kobj_method oid_number unsigned char v_reactivated is_pic vmmeter apic_attach is_straycount pc_switchticks sd_long GNU C 4.2.1 20070831 patched [FreeBSD] PCI_IVAR_CACHELNSZ SI_SUB_INTR dmd_busname SI_SUB_KICK_SCHEDULER INTR_TRIGGER_LEVEL io_intsrc oldlen deflt pci_alloc_msix_desc _Bool oid_arg2 oid_link oid_handler value PCI_IVAR_VENDOR pc_deadthread apic_identify __set_sysuninit_set_sym_M_IOAPIC_uninit_sys_uninit __set_sysctl_set_sym_sysctl___hw_apic char md_data bus_write_ivar_desc module __vm_paddr_t pmap_statistics stqh_first _mod_metadata_md_ioapic_pci __set_sysctl_set_sym_sysctl___hw_apic_enable_extint v_vnodeout pc_scratch_rsp SI_SUB_KTHREAD_IDLE sysinit_elem_order apic_probe lock sd_hibase pic_eoi_source SI_SUB_VNET_PRELINK resident_count bus_get_resource_desc io_pins bus_child_present_desc atomic_store_rel_long bus_deactivate_resource_desc oid_parent ioapic_eoi_source flags PCI_IVAR_SUBCLASS tunable_int __set_sysinit_set_sym_M_IOAPIC_init_sys_init SI_ORDER_THIRD tqe_next sysctl_oid SI_SUB_VNET moduledata PCI_IVAR_DOMAIN moduledata_t pcpu PCI_IVAR_MINGNT pc_pventry pc_cmci_mask SI_SUB_SYSV_MSG driver_module_data pc_fpcurthread device_suspend_desc bootverbose vm_paddr_t lapic_paddr driver_t v_pageout_free_min oldfunc M_IOAPIC_uninit_sys_uninit resource ioapic_register newlen SI_SUB_RUN_SCHEDULER pc_rsp0 pc_dnweight bus_driver_added_desc ioapic_pci_driver_mod INTR_TRIGGER_CONFORM SI_SUB_DUMP_CONF ioapic_pcimodule_sys_init v_cache_min io_intpin SI_SUB_NETGRAPH sd_type next_id _ioapic_pci_depend_on_kernel pic_vector pci_assign_interrupt_desc activehi _cep devclass pc_pmap pci_device_ivars is_index INTR_POLARITY_HIGH SI_SUB_RACCTD SI_SUB_PROTO_BEGIN v_trap io_addr ks_handle PCI_IVAR_CLASS SI_SUB_MAC ioapic_disable_source SI_SUB_LOCK slh_first ioapic_t SI_SUB_MAC_POLICY bus_set_resource_desc v_vnodepgsout __uint64_t long unsigned int md_type __set_modmetadata_set_sym__mod_metadata_md_ioapic_pci bus_hinted_child_desc bus_adjust_resource_desc apic_nexus_driver_mod PCI_IVAR_REVID sle_next SI_SUB_VM PCI_IVAR_PROGIF pc_list io_apic_id SI_SUB_VM_CONF PCI_IVAR_CMDREG PCI_IVAR_INTPIN newptr v_soft pic_config_intr ioapic_remap_vector PCI_IVAR_BUS PCI_IVAR_SLOT __vm_offset_t SI_SUB_VNET_DONE v_pdwakeups ioapic_disable_intr bus_read_ivar_desc trig subsystem pm_active uintptr_t pc_idlethread M_IOAPIC sysinit pc_gs32p bus_release_resource_desc v_inactive_target kobj_ops pic_disable_source pc_fs32p dmd_chainevh io_vector pci_get_progif io_cpu SI_SUB_DTRACE_ANON bus_get_dma_tag_desc device_probe_desc SI_SUB_RACCT __intptr_t order SI_SUB_SWAP SI_SUB_PROTO_IF __set_modmetadata_set_sym__mod_metadata_md_apic_nexus v_dfree pc_tssp io_paddr ioapic_set_nmi md_version __set_sysinit_set_sym_ioapic_pcimodule_sys_init __uint32_t ioapic_write __set_sysinit_set_sym___Tunable_init_140_sys_init long long int io_edgetrigger ioapic_list sd_dpl v_rforks pc_domain tqh_last intr_polarity pci_read_config_desc INTR_POLARITY_LOW SI_SUB_P1003_1B sysinit_sub_id apic_nexusmodule_sys_init intsrc SI_SUB_ROOT_CONF double pc_cpuid dmd_chainarg pci_get_subclass is_count parent is_event SI_SUB_DDB_SERVICES ioapic_set_extint v_free_min new_vector _desc pic_enable_source float u_long trigger atomic_cmpset_long SI_SUB_KPROF oldptr SI_SUB_KMEM SI_SUB_KTHREAD_UPDATE unsigned int kobj_class bus_print_child_desc pic_source_pending bus_child_location_str_desc kobjop_desc intptr_t _dev pv_entry oid_running u_int module_t oid_fmt bus_describe_intr_desc SI_SUB_CYCLIC cookie bus_delete_resource_desc md_cval SI_SUB_PROTO_END _name v_free_target SI_SUB_DEVFS PCI_IVAR_DEVID M_IOAPIC_init_sys_init ioapic_set_bus pml4_entry_t system_segment_descriptor oid_arg1 io_numintr is_handlers SI_SUB_AUDIT crc32_tab bus_child_pnpinfo_str_desc oldidx oid_name intpin device_identify_desc sysctl__hw_apic_children _unit v_pfree SI_SUB_SETTINGS _mod_metadata_md_apic_nexus SI_SUB_PROTO_IFATTACHDOMAIN SI_SUB_KVM_RSRC SI_SUB_CPU ioapic_pci_methods mtx_lock SI_SUB_SOFTINTR ioapic_resume cache v_intr size SI_SUB_PROTO_DOMAIN device_attach_desc md_ver_preferred PCI_IVAR_LATTIMER SI_SUB_KTHREAD_BUF v_vm_faults pc_netisr sd_hilimit ioapic_devclass tqe_prev pc_monitorbuf ioapic_bus_string evhand pm_root mod_depend __bits udata SI_SUB_CONFIGURE newidx ioapic_program_intpin device __size_t SI_SUB_SYSCALLS sysinit_cfunc_t _index long long unsigned int apic_devclass kobj_ops_t length pci_release_msi_desc PIC_NO_EOI _ioapic_eoi_source v_swappgsout v_vforkpages pci_get_class pc_ldt kobj_class_t dmd_pass numintr lock_list_entry SI_SUB_DONE bus_alloc_resource_desc ioapic_config_intr vm_offset_t pci_find_extcap_desc bus_new_pass_desc SI_SUB_INTRINSIC_POST amd64tss refs _cpuset sd_xx intr_trigger vector SI_SUB_EXEC _mod_metadata_md_ioapic_pci_on_kernel u_int64_t ioapic_assign_cpu io_irq SI_SUB_DRIVERS v_kthreads pc_curthread v_rforkpages kobj icu_lock desc lo_witness v_free_count thread PCI_IVAR_IRQ pc_curpmap stqe_next SI_SUB_SMP dmd_driver ioapic_set_smi sd_xx0 sd_xx1 sd_xx2 __uintptr_t sysctl___hw_apic _order rm_queue v_forkpages pci_get_vpd_readonly_desc pci_get_vpd_ident_desc lo_name pc_spinlocks pic_resume kobjop_desc_t v_ozfod driver sd_p SI_SUB_RAID SI_SUB_ACL bus_child_detached_desc tqh_first name SI_SUB_MTX_POOL_DYNAMIC sysctl__hw_children v_cow_optim SI_SUB_INT_CONFIG_HOOKS pc_map pmap_t pc_tss io_next SI_SUB_MAC_LATE base pic_suspend _child short int u_int32_t vm_page_t uint64_t func PCI_IVAR_SUBDEVICE apic_methods cpuset_t PCI_IVAR_DEVICE SI_SUB_RUN_QUEUE kobj_method_t v_swapout v_intrans bus_config_intr_desc pci_disable_io_desc pc_acpi_id pmap pci_set_powerstate_desc SI_ORDER_FIRST pci_remap_msix_desc dmd_devclass pci_alloc_msi_desc bus_remap_intr_desc expect io_pic v_pdpages iowin SI_SUB_PROTO_DOMAININIT sd_mbz /sys/amd64/compile/hs32 ioapic_pci_driver bus_activate_resource_desc apic_nexus_mod sysctl___hw_apic_enable_extint pc_device vm_page SI_SUB_MBUF v_kthreadpages __int64_t bus_hint_device_unit_desc pm_pvchunk PCI_IVAR_SUBVENDOR v_swappgsin enable_extint __tunable_int_140 pm_mtx pm_stats pv_va bus_bind_intr_desc pc_dynamic pci_disable_busmaster_desc device_quiesce_desc SI_SUB_COPYRIGHT pci_get_powerstate_desc SI_SUB_DTRACE_PROVIDER malloc_type ioapic_create intbase addr PIC_EOI uint32_t v_syscall v_cache_count intr_event pc_cp_time v_free_reserved pic_disable_intr v_active_count v_vforks apic_add_resource ioregsel pv_chunk SI_SUB_CLOCKS SI_SUB_LOCKMGR sysctl_oid_list _tid SI_SUB_SCHED_IDLE v_forks validlen pc_allcpu device_resume_desc short unsigned int SI_SUB_KTHREAD_VM SI_ORDER_SECOND __curthread io_activehi SI_SUB_MTX_POOL_STATIC sd_def32 stqh_last __int32_t methods lo_data ioapic_print_irq v_wire_count BUS_ADD_CHILD __set_sysinit_set_sym_apic_nexusmodule_sys_init ../../../x86/x86/io_apic.c SI_ORDER_ANY SI_SUB_RANDOM bus_get_resource_list_desc ioapic_set_triggermode pc_curpcb SI_ORDER_FOURTH modeventhand_t SI_SUB_TUNABLES ioapic_set_polarity v_zfod ioapic_template edgetrigger SI_SUB_CREATE_INIT lo_flags .symtab .strtab .shstrtab .rela.text .rela.data .bss .debug_abbrev .rela.debug_info .rela.debug_line .comment .rodata.str1.1 .rodata.str1.8 .relaset_sysinit_set .relaset_modmetadata_set .relaset_sysctl_set .relaset_sysuninit_set .rela.debug_frame .debug_loc .rela.debug_pubnames .rela.debug_aranges .debug_ranges .debug_str .note.GNU-stack @ 0 ! + P & x ! 1 0 ( 6 0 I " 8 D p g ! Z f[ 2 U g ! f b } o 2 c d ~ 2 d 0g 8g ` ! Pg g ` ! pg g 0 ! g (h ! g @h ! l ) V n ! 0 (n 0 ! , - 0 : 0 ] " E ݾ ݾ U
" P 3
$ 9 6 ` T L Z
l i ~ c ) 0 i 1 I @ P @ 5 @ J S [ l @ z
0 \ 0 ` @ = Y ? [ @ ` C P b P 0 P + p : W f 0 0 / I b y 4 + > Q h t { ` ` p m . < M S g z \ `
! 3 F ` 0 X 0 d }
io_apic.c ioapic_read ioapic_write ioapic_bus_string ioapic_program_intpin ioapic_vector ioapic_pci_attach apic_add_resource apic_attach ioapic_list apic_probe apic_identify enable_extint ioapic_assign_cpu ioapic_source_pending ioapic_enable_intr ioapic_config_intr ioapic_disable_intr ioapic_disable_source ioapic_enable_source M_IOAPIC next_id next_ioapic_base ioapic_resume ioapic_eoi_source ioapic_pci_probe ioapic_pci_methods apic_methods __set_sysinit_set_sym_apic_nexusmodule_sys_init apic_nexusmodule_sys_init __set_modmetadata_set_sym__mod_metadata_md_apic_nexus _mod_metadata_md_apic_nexus __set_modmetadata_set_sym__mod_metadata_md_apic_nexus_on_kernel _mod_metadata_md_apic_nexus_on_kernel __set_sysinit_set_sym_ioapic_pcimodule_sys_init ioapic_pcimodule_sys_init __set_modmetadata_set_sym__mod_metadata_md_ioapic_pci _mod_metadata_md_ioapic_pci __set_modmetadata_set_sym__mod_metadata_md_ioapic_pci_on_kernel _mod_metadata_md_ioapic_pci_on_kernel __set_sysinit_set_sym___Tunable_init_140_sys_init __Tunable_init_140_sys_init __set_sysctl_set_sym_sysctl___hw_apic_enable_extint sysctl___hw_apic_enable_extint __set_sysctl_set_sym_sysctl___hw_apic sysctl___hw_apic __set_sysuninit_set_sym_M_IOAPIC_uninit_sys_uninit M_IOAPIC_uninit_sys_uninit __set_sysinit_set_sym_M_IOAPIC_init_sys_init M_IOAPIC_init_sys_init apic_nexus_mod _apic_nexus_depend_on_kernel ioapic_pci_mod _ioapic_pci_depend_on_kernel __tunable_int_140 apic_nexus_driver_mod ioapic_pci_driver_mod apic_devclass ioapic_devclass __start_set_pcpu __stop_set_pcpu __start_set_sysinit_set __stop_set_sysinit_set __start_set_sysuninit_set __stop_set_sysuninit_set __start_set_sysctl_set __stop_set_sysctl_set __start_set_modmetadata_set __stop_set_modmetadata_set ioapic_get_vector bus_set_resource bus_alloc_resource panic lapic_paddr device_set_desc device_quiet bus_add_child_desc kobj_lookup_method ioapic_set_triggermode bootverbose printf ioapic_set_polarity ioapic_set_extint ioapic_set_smi ioapic_set_nmi ioapic_set_bus ioapic_remap_vector ioapic_disable_pin apic_alloc_vector spinlock_enter icu_lock _mtx_lock_spin spinlock_exit apic_free_vector DELAY apic_disable_vector apic_enable_vector lapic_intr_pending intr_next_cpu lapic_eoi ioapic_register intr_register_pic intr_register_source ioapic_create pmap_mapdev malloc ioapic_template bzero pmap_unmapdev device_get_parent bus_read_ivar_desc ioapic_pci_driver apic_driver sysctl__hw_apic_children device_probe_desc device_attach_desc device_identify_desc module_register_init tunable_int_init sysctl_handle_int sysctl__hw_children malloc_uninit malloc_init driver_module_handler '
6
A
T
@ [ k \ ~ ] ^
_ ` ? ^ I a W a k a p b
$ d &
) -
. 7 8 B e d
4
9 ` e i d e . d P W e d e k d
= e d e a d y
Y ~ e m n . o < o V o [ p d o o q r o o +
o <
o A
q K
s Y
n g
o y
o
o
p
t
w
e
e u ( o [
b e u
| e o
e
e
e w . 8 5 ] v n o o o p d -
d [
o h
o m
q
o
9
4
e
.
)
` e o t n o o o p o o q $ o 2 o n n | o o o p o o o o 1 x d n r o o o p o o o o > n L o Z o t o y p o o q e
z J { c o r o } n o o o p o o q R e ~ l y $ , 4 < D L T n o o $ o , A o o q e e o o q ! , d ` n o o o ] o o o z o g o o q o o p o p o H ! e 4 T n b o p o o p o o o o H O ` t y b b 0 5 b ]
e _ m ` ~
_ v $ u r q q q q & x @ @ P ( 0 @ @ H @ P `
h
$ `
( 0 0 8 ` h 0 p x p p
( 0
H P
h p
$
(
! 8 @ X ` p
. x
9
D
Z 0
` 8 @
M
M !
M ! )
0
M 5
M z B
M e I
M < P
M U
M ! g
M t
M y
M Y
M
M }
M
M "
M
M @
M
M
M
M
M >
M
M 6
M
M *
M w 5
M @
M K
M Z V
M a
M I l
M F w
M
M \
M i
M -
M
M
M
M P
M 6
M g
M
M '
M w"
M (! %
M B 4
M / O
M `
M ( l
M z
M !
M
M
M
M
M N
M =
M c
M
M T
M *
M H
M G Y
M w r
M M
M
M Q
M
M
M
M
M )
M
M f
M
M
M E _
M l
M {
M 2
M
M
M H
M
M 7
M
M
M
M "
M * #
M = ,
M 5
M ; >
M 5 G
M P
M Y
M b
M k
M ( t
M 6 }
M
M
M
M 3
M !
M q
M
M G
M
M <
M
M b
M i
M
M
M
M
M
M d" (
M _ 1
M > :
M C
M L
M u U
M / ^
M g
M
p
M
y
M S
M
M
M
M
M -
M
M |
M g
M
M
M
M
M
M ]
M
M
M i
M
*
M 4
M >
M H
M R
M \
M i f
M Q p
M ` z
M
M
M
M
M
M 6
M
M
M
M
M e
M
M %
M
M
M !
M o
M ! !
M E
M j Q
M 5 _
M K m
M c {
M
M
M
M ;
M Z
M
M
M j
M "
M $
M 2
M
G
M R
M " }
M H
M
M
M =
M c
M
M
M
M
M
M
M
M ,
M ;
M G
M f
M q
M }
M
M
M
M
M
M I
M )
M
M A"
M U
M
M %
M 3
M A
M J O
M ]
M v k
M o y
M
M s
M
M
M
M
M 5
M a
M
M
M
M ! !
M /
M M =
M A! L
M [
M j
M y
M
M
M
M
M
M C
M q
M
M
M
M
M -
M " <
M J L
M X
M f
M
M y
M p
M
M S
M
M
M !
M
M
M )
M "
M / 0
M G >
M M
M , \
M U k
M z
M
M G
M
M
M
M n
M
M
M z
M
M ]
M .
M =
M r L
M [
M j
M
M
M
M
M
M }
M ?
M
M
M v
M _ )
M :
M T K
M
\
M y m
M d ~
M _
M
M
M !
M
M
M ~
M
M T
M
*
M y ;
M d L
M _ ]
M n
M
M
M
M
M
M
M
M
M F
M
M " )
M 7
M ^ E
M S
M a
M y o
M
M J
M 4
M 1
M
M v
M Z
M * $
M 2
M m @
M N
M \
M j
M + x
M
M
M ,
M P
M /
M
M
M h
M
M
M <
M
M
!
M ? '
M -
M 3
M a 9
M S ?
M E
M K
M Q
M W
M q ]
M c
M u i
M M o
M $ v
M K
M 4
M
M q
M
M
M
M
M
M $
M
"
M O 1
M @
M T O
M q
M
M (
M z
M (
M z
M (
M z
M !
M /
M >
M > Q
M y l
M z
M
M
M w
M
M M
M H
M )
M <
M
M
M -
M
9
M G
M ` U
M P c
M q
M
M
M
M { #
M /
M ;
M < I
M W
M
h
M y
M
M
M ^
M
M 6
M
M y
M
M
M p
M W 0
M o A
M R
M
`
M n
M |
M Y
M [
M !
M
M
M
M 6
M R
M |
M x
M
I
M
M
I L
M )
M 4 < Y D
I M
M f [
M c ` k s
I |
M
I 0
I
I
M
M
I
M
I
M 6
M " *
I 8 3
M L
I ]
M i q y
I
M
I
I R
I
M $
I
M _
I
M
I > H o 0
M < D L
I `
I o
I }
I ,
M )
I O
I
M N!
M
M
M
M /
M
M {
*
M 2 0 : B
I K
M ] V
I [
M Y f
I f o
L F ] F ]
I
M ! T
I 1
M
I }
I
M
I *
M X" 5
I E <
M -" H ` P
X
I h a
M l
I |
I
I 3
M r
I |
M }
I
M
I
I 4
M _
I %
M 0
I @
I % R
M ^ ` f n
I w
M
I
I
M b
I r
M
I
I S
M f
I !
M ! ! "!
I D +!
M 6!
I F!
I K!
M V!
I h!
M t! |! !
I !
M !
I k !
I !
M 0! !
M !
M ! ! !
I !
M 6 "
I I "
M "
I "
M ""
I 2"
M [ ="
I 7 B"
M M"
I m R"
M h a"
L @ j"
M Z u"
I ~" $ " 5 " $ " 5 "
I " " $ " " $ "
I n " # #
L p &#
M Z 1#
I :# ]
B# n
a# ]
i# n
v#
I # O
# X
# O
# X
#
I \ #
L # % # 5 #
M # $ $
I $
M 6 $
I !$
M .$
M ^ 6$ >$ 9 F$
I : O$
M 6 Z$
I _$
M j$
I p$
M |$ @ $ O $
I + $
M 6 $
I w $
M 0 $
I $
I / $
M $
I $
M $
I $
L $
M Z %
I
% z % 7% z ?% L%
I - W% h _% q k% h s% q %
I %
%
%
M % P % 9 %
I %
M 6 %
I %
M %
I . %
M %
I %
L &
M Z &
I & "& A& I& V&
I a& i& u& }& &
I ? & ! & 0 &
M &
M 6 &
M & @ & : &
I u &
M 6 &
I '
I
'
M "'
M
,'
I S 1'
L ` :'
M Z D'
I v M' r U' s' r {' '
I ' d ' m ' d ' m '
I ' ' ' 0 ' : (
M ) ( @ ( (
I + '(
M 6 1(
I w 6(
M @(
I O(
M
Y(
I ^(
L g(
M Z q(
I z( h ( y ( h ( y (
I ( Z ( c ( Z ( c (
I _ ( ( )
M N ) $) | ,)
I 5)
M @)
I P)
I _)
I ' d)
M o)
I ] t)
M
)
I )
I )
L )
M Z )
I ) B ) S ) B ) S )
I 5 ) , ) 5
* , * 5 *
I ~ +* ` 3* p L*
M v X* `* ? h*
I q*
M |*
I *
M *
I 8 *
M *
I p *
I *
M *
I ! *
M *
M *
I ^! *
M *
I ! *
L +
M Z
+
I b" + + =+ E+ R+
I " ]+ e+ q+ y+ +
I " +
L @ +
M Z +
I # + + + + +
I '# + + , , ,
I ]# ', /, N, V, q,
L z,
M Z ,
I # , , , , ,
I # , | , , | , ,
I 8$ - - -
M R-
I $ \- Z d- j - - -
M - @ - -
I $ -
I $ -
I % -
I \% .
L
.
M Z .
I % . X &. i E. X M. i Z.
I % e. J m. S y. J . S .
I & . . .
M
. . * .
I m& .
M 6 .
I & . % . * /
M 0/
M B A/
M L/
M 5 W/
M ( b/
M x/
M /
M {
/
M ? /
M /
M % / 0 0 0
I & 0
I (' &0 G .0 C0
L T0
L o0
I q' t0
L P ~0
L 0
I ' 0 0 0
L 0
L 0
I ' 0
L 0
L @
1
I 9( 1 1 J 11
L p :1
I o( C1
L ^1
I ) c1
L m1
L 1
I Q) 1
M a 1 1
M K 1 P 1
M
1 % 1
M * 1 0 1
M 2 : 2
M m 2 2
M *2 32
M (
?2 H2
M T2 ]2
M i2 5 r2
M ~2 2
M
2 2
M 2 5 2
M 2 2
M 2 ` 2
M 2 % 3
M
3 3
M j #3 ,3
M 93 B3
M > O3 X3
M 0
e3 n3
M {3 @ 3
M 3 ( 3
M f 3 3
M 3 ( 3
M 3 3
M 3 % 4
M { 4 ` 4
M F %4 .4
M ;4 D4
M Q4 p Z4
M g4 p4
M }4 4
M ! 4 ( 4
M M 4 4
M m 4 ( 4
M 4 4
M \! 4 % 4
M 5
M 5
M ! &5
M 35
M @5
M M5
M Z5
M g5
M u5
M 5
M 3 5
M = 5
M 5
M # 5
M 5
M 5
M # 5
M 5
M 5
M
6
M 6
M { #6
M 16
M ?6
M Y M6
M C
[6
M i6
M ! w6
M a
6
M 6
M [ 6
M 6
M 6
M 6
M 6
M 6
M c 6
M N 7
M h 7
M ,7
M 97
M P F7
M ; S7
M
`7
M m7
M z7
M 7
M 7
M 7
M 7
M X
7
M 9 7
M U 7
M S 7
M 4 7
M f 7
M 4 8
M 3 8
M 4 #8
M 08
M H" =8 F8
M S8 \8
M j8 s8
M S 8 ` P @ 0
H <
H @ \
H ` |
H `
H
H
H
H ,
H 0 T
H X |
H 0
H
H `
H
H $
H ( ` D
H H l
H p
H
H
H
H $
H ( @ T
H X P |
H @
H @
H
H ,
H 0 @ T
H X t
H x 0