Current Path : /usr/src/contrib/gcc/config/arm/ |
FreeBSD hs32.drive.ne.jp 9.1-RELEASE FreeBSD 9.1-RELEASE #1: Wed Jan 14 12:18:08 JST 2015 root@hs32.drive.ne.jp:/sys/amd64/compile/hs32 amd64 |
Current File : //usr/src/contrib/gcc/config/arm/libunwind.S |
/* Support functions for the unwinder. Copyright (C) 2003, 2004, 2005 Free Software Foundation, Inc. Contributed by Paul Brook This file is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version. In addition to the permissions in the GNU General Public License, the Free Software Foundation gives you unlimited permission to link the compiled version of this file into combinations with other programs, and to distribute those combinations without any restriction coming from the use of this file. (The General Public License restrictions do apply in other respects; for example, they cover modification of the file, and distribution when not linked into a combine executable.) This file is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; see the file COPYING. If not, write to the Free Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. */ #ifndef __symbian__ #include "lib1funcs.asm" .macro UNPREFIX name .global SYM (\name) EQUIV SYM (\name), SYM (__\name) .endm /* r0 points to a 16-word block. Upload these values to the actual core state. */ ARM_FUNC_START restore_core_regs /* We must use sp as the base register when restoring sp. Push the last 3 registers onto the top of the current stack to achieve this. */ add r1, r0, #52 ldmia r1, {r3, r4, r5} /* {sp, lr, pc}. */ #ifdef __INTERWORKING__ /* Restore pc into ip. */ mov r2, r5 stmfd sp!, {r2, r3, r4} #else stmfd sp!, {r3, r4, r5} #endif /* Don't bother restoring ip. */ ldmia r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp} /* Pop the three registers we pushed earlier. */ #ifdef __INTERWORKING__ ldmfd sp, {ip, sp, lr} bx ip #else ldmfd sp, {sp, lr, pc} #endif FUNC_END restore_core_regs UNPREFIX restore_core_regs /* Load VFP registers d0-d15 from the address in r0. */ ARM_FUNC_START gnu_Unwind_Restore_VFP /* Use the generic coprocessor form so that gas doesn't complain on soft-float targets. */ ldc p11,cr0,[r0],{0x21} /* fldmiax r0, {d0-d15} */ RET /* Store VFR regsters d0-d15 to the address in r0. */ ARM_FUNC_START gnu_Unwind_Save_VFP /* Use the generic coprocessor form so that gas doesn't complain on soft-float targets. */ stc p11,cr0,[r0],{0x21} /* fstmiax r0, {d0-d15} */ RET /* Wrappers to save core registers, then call the real routine. */ .macro UNWIND_WRAPPER name nargs ARM_FUNC_START \name /* Create a phase2_vrs structure. */ /* Split reg push in two to ensure the correct value for sp. */ stmfd sp!, {sp, lr, pc} stmfd sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip} /* Demand-save flags, plus an extra word for alignment. */ mov r3, #0 stmfd sp!, {r2, r3} /* Point r1 at the block. Pass r[0..nargs) unchanged. */ add r\nargs, sp, #4 #if defined(__thumb__) /* Switch back to thumb mode to avoid interworking hassle. */ adr ip, .L1_\name orr ip, ip, #1 bx ip .thumb .L1_\name: bl SYM (__gnu\name) __PLT__ ldr r3, [sp, #64] add sp, #72 bx r3 #else bl SYM (__gnu\name) __PLT__ ldr lr, [sp, #64] add sp, sp, #72 RET #endif FUNC_END \name UNPREFIX \name .endm UNWIND_WRAPPER _Unwind_RaiseException 1 UNWIND_WRAPPER _Unwind_Resume 1 UNWIND_WRAPPER _Unwind_Resume_or_Rethrow 1 UNWIND_WRAPPER _Unwind_ForcedUnwind 3 #endif /* __symbian__ */