Current Path : /usr/src/contrib/llvm/lib/Target/ARM/ |
FreeBSD hs32.drive.ne.jp 9.1-RELEASE FreeBSD 9.1-RELEASE #1: Wed Jan 14 12:18:08 JST 2015 root@hs32.drive.ne.jp:/sys/amd64/compile/hs32 amd64 |
Current File : //usr/src/contrib/llvm/lib/Target/ARM/ARMHazardRecognizer.h |
//===-- ARMHazardRecognizer.h - ARM Hazard Recognizers ----------*- C++ -*-===// // // The LLVM Compiler Infrastructure // // This file is distributed under the University of Illinois Open Source // License. See LICENSE.TXT for details. // //===----------------------------------------------------------------------===// // // This file defines hazard recognizers for scheduling ARM functions. // //===----------------------------------------------------------------------===// #ifndef ARMHAZARDRECOGNIZER_H #define ARMHAZARDRECOGNIZER_H #include "llvm/CodeGen/ScoreboardHazardRecognizer.h" namespace llvm { class ARMBaseInstrInfo; class ARMBaseRegisterInfo; class ARMSubtarget; class MachineInstr; /// ARMHazardRecognizer handles special constraints that are not expressed in /// the scheduling itinerary. This is only used during postRA scheduling. The /// ARM preRA scheduler uses an unspecialized instance of the /// ScoreboardHazardRecognizer. class ARMHazardRecognizer : public ScoreboardHazardRecognizer { const ARMBaseInstrInfo &TII; const ARMBaseRegisterInfo &TRI; const ARMSubtarget &STI; MachineInstr *LastMI; unsigned FpMLxStalls; public: ARMHazardRecognizer(const InstrItineraryData *ItinData, const ARMBaseInstrInfo &tii, const ARMBaseRegisterInfo &tri, const ARMSubtarget &sti, const ScheduleDAG *DAG) : ScoreboardHazardRecognizer(ItinData, DAG, "post-RA-sched"), TII(tii), TRI(tri), STI(sti), LastMI(0) {} virtual HazardType getHazardType(SUnit *SU, int Stalls); virtual void Reset(); virtual void EmitInstruction(SUnit *SU); virtual void AdvanceCycle(); virtual void RecedeCycle(); }; } // end namespace llvm #endif // ARMHAZARDRECOGNIZER_H