Current Path : /usr/src/tools/regression/ia64/unaligned/ |
FreeBSD hs32.drive.ne.jp 9.1-RELEASE FreeBSD 9.1-RELEASE #1: Wed Jan 14 12:18:08 JST 2015 root@hs32.drive.ne.jp:/sys/amd64/compile/hs32 amd64 |
Current File : //usr/src/tools/regression/ia64/unaligned/test.c |
/* * Copyright (c) 2005 Marcel Moolenaar * All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * * 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. * * $FreeBSD: release/9.1.0/tools/regression/ia64/unaligned/test.c 140922 2005-01-28 02:58:32Z marcel $ */ #include <machine/float.h> #include <string.h> /* Memory accesses. */ #define Load 0x01 #define Store 0x02 /* Data type. */ #define Integer 0x11 #define FloatingPoint 0x12 /* Data size. */ #define Small 0x21 #define Medium 0x22 #define Large 0x23 /* Post increment. */ #define NoPostInc 0x31 #define MinConstPostInc 0x32 #define PlusConstPostInc 0x33 #define ScratchRegPostInc 0x34 #define PreservedRegPostInc 0x35 #if ACCESS == 0 || TYPE == 0 || SIZE == 0 || POSTINC == 0 #error define ACCESS, TYPE, SIZE and/or POSTINC #endif #if TYPE == Integer # define REG "r8" # if SIZE == Small # define DATA_TYPE short # define DATA_VALUE 0x1234 # define LD "ld2" # define ST "st2" # elif SIZE == Medium # define DATA_TYPE int # define DATA_VALUE 0x12345678 # define LD "ld4" # define ST "st4" # elif SIZE == Large # define DATA_TYPE long # define DATA_VALUE 0x1234567890ABCDEF # define LD "ld8" # define ST "st8" # endif #elif TYPE == FloatingPoint # define REG "f6" # if SIZE == Small # define DATA_TYPE float # define DATA_VALUE FLT_MIN # define LD "ldfs" # define ST "stfs" # elif SIZE == Medium # define DATA_TYPE double # define DATA_VALUE DBL_MIN # define LD "ldfd" # define ST "stfd" # elif SIZE == Large # define DATA_TYPE long double # define DATA_VALUE LDBL_MIN # define LD "ldfe" # define ST "stfe" # endif #endif struct { DATA_TYPE aligned; char _; char misaligned[sizeof(DATA_TYPE)]; } data; DATA_TYPE *aligned = &data.aligned; DATA_TYPE *misaligned = (DATA_TYPE *)data.misaligned; DATA_TYPE value = DATA_VALUE; void block_copy(void *dst, void *src, size_t sz) { memcpy(dst, src, sz); } int main() { /* Set PSR.ac. */ asm volatile("sum 8"); #if ACCESS == Load /* * LOAD */ block_copy(misaligned, &value, sizeof(DATA_TYPE)); # if POSTINC == NoPostInc /* Misaligned load. */ *aligned = *misaligned; # elif POSTINC == MinConstPostInc asm volatile( "ld8 r2=%0;;" LD " " REG "=[r2],%2;;" "st8 %0=r2;" ST " %1=" REG ";;" : "=m"(misaligned), "=m"(*aligned) : "i"(-sizeof(DATA_TYPE)) : REG, "r2", "memory"); # elif POSTINC == PlusConstPostInc asm volatile( "ld8 r2=%0;;" LD " " REG "=[r2],%2;;" "st8 %0=r2;" ST " %1=" REG ";;" : "=m"(misaligned), "=m"(*aligned) : "i"(sizeof(DATA_TYPE)) : REG, "r2", "memory"); # elif POSTINC == ScratchRegPostInc asm volatile( "ld8 r2=%0; mov r3=%2;;" LD " " REG "=[r2],r3;;" "st8 %0=r2;" ST " %1=" REG ";;" : "=m"(misaligned), "=m"(*aligned) : "i"(sizeof(DATA_TYPE)) : REG, "r2", "r3", "memory"); # elif POSTINC == PreservedRegPostInc asm volatile( "ld8 r2=%0; mov r4=%2;;" LD " " REG "=[r2],r4;;" "st8 %0=r2;" ST " %1=" REG ";;" : "=m"(misaligned), "=m"(*aligned) : "i"(sizeof(DATA_TYPE)) : REG, "r2", "r4", "memory"); # endif #elif ACCESS == Store /* * STORE */ # if POSTINC == NoPostInc /* Misaligned store. */ *misaligned = value; # elif POSTINC == MinConstPostInc asm volatile( "ld8 r2=%0;" LD " " REG "=%1;;" ST " [r2]=" REG ",%2;;" "st8 %0=r2;;" : "=m"(misaligned) : "m"(value), "i"(-sizeof(DATA_TYPE)) : REG, "r2", "memory"); # elif POSTINC == PlusConstPostInc asm volatile( "ld8 r2=%0;" LD " " REG "=%1;;" ST " [r2]=" REG ",%2;;" "st8 %0=r2;;" : "=m"(misaligned) : "m"(value), "i"(sizeof(DATA_TYPE)) : REG, "r2", "memory"); # elif POSTINC == ScratchRegPostInc || POSTINC == PreservedRegPostInc return (1); # endif block_copy(aligned, data.misaligned, sizeof(DATA_TYPE)); #endif if (*aligned != value) return (2); #if POSTINC == NoPostInc return (0); #elif POSTINC == MinConstPostInc return (((char *)misaligned == data.misaligned - sizeof(DATA_TYPE)) ? 0 : 4); #else return (((char *)misaligned == data.misaligned + sizeof(DATA_TYPE)) ? 0 : 4); #endif }